參數(shù)資料
型號(hào)： EP4SGX70HF35I4
廠商： Altera
文件頁數(shù)： 63/82頁
文件大?。?/td> 0K
描述： IC STRATIX IV FPGA 70K 1152FBGA
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 3
系列： Stratix® IV GX
LAB/CLB數(shù)： 2904
邏輯元件/單元數(shù)： 72600
RAM 位總計(jì)： 7564880
輸入/輸出數(shù)： 488
電源電壓： 0.87 V ~ 0.93 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 1152-BBGA
供應(yīng)商設(shè)備封裝： 1152-FBGA（27x27）
1–58
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Stratix IV Device Handbook
March 2014
Altera Corporation
Volume 4: Device Datasheet and Addendum
Table 1–44 lists the DPA lock time specifications for Stratix IV GX and GT devices.
Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for
a data rate equal to or higher than 1.25 Gbps. Table 1–45 lists this information in table
form.
Table 1–44. DPA Lock Time Specifications—Stratix IV GX and GT Devices Only (1), (2), (3)
Standard
Training Pattern
Number of Data
Transitions in One
Repetition of the
Training Pattern
Number of Repetitions
per 256 Data Transitions
Maximum
SPI-4
00000000001111111111
2
128
640 data transitions
Parallel Rapid
I/O
00001111
2
128
640 data transitions
10010000
4
64
640 data transitions
Miscellaneous
10101010
8
32
640 data transitions
01010101
8
32
640 data transitions
Notes to Table 1–44:
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in the table applies to commercial, industrial, and military speed grades.
(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.
Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Equal to or Higher Than
1.25 Gbps
LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification
F1
F2
F3
F4
Jitter Frequency (Hz)
Jitter
Amphlit
u
de
(UI)
0.1
0.35
8.5
25
相關(guān)PDF資料
PDF描述
FMC18DRAI CONN EDGECARD 36POS R/A .100 SLD
EP4SGX70HF35C3 IC STRATIX IV FPGA 70K 1152FBGA
ACC50DRYS CONN EDGECARD 100PS .100 DIP SLD
APA1000-FG896I IC FPGA PROASIC+ 1M 896-FBGA
APA1000-FGG896I IC FPGA PROASIC+ 1M 896-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SGX70HF35I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 2904 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4-SI 制造商:Box Enclosures & Assembly Services 功能描述:END PLATE FOR SERIES 4, SILVER ANODIZED, 2.11 H X 6.68 W 制造商:Box Enclosures & Assembly Services 功能描述:Enclosure End Plate 制造商:Box Enclosures & Assembly Services 功能描述:END PLATE; Accessory Type:End Plate; For Use With:Extruded Aluminum Enclosures, BEX Series 4; Body Color:Silver; Body Material:Aluminum; External Height:2.11"; External Width:6.68"; Features:Silver; Leaded Process Compatible:Yes ;RoHS Compliant: Yes
EP4-SPR-BULK 功能描述:SONIC DEFENDER SMALL CLEAR RoHS:是 類別:音頻產(chǎn)品 >> 配件 系列:EarPro 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:墊圈 材質(zhì):氯丁橡膠 顏色:黑 適用于相關(guān)產(chǎn)品:Sonalert? 信號(hào)設(shè)備 其它名稱:458-1048
EP5 制造商:Datak Corporation 功能描述:
EP-5 制造商:Mac8 功能描述: 制造商:Curtis Industries 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*