參數(shù)資料
型號: EP4SGX360FH29C4N
廠商: Altera
文件頁數(shù): 60/82頁
文件大小: 0K
描述: IC STRATIX IV FPGA 360K 780HBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: Stratix® IV GX
LAB/CLB數(shù): 14144
邏輯元件/單元數(shù): 353600
RAM 位總計(jì): 23105536
輸入/輸出數(shù): 289
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 780-BBGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 780-HBGA(33x33)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–55
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Transmitter
True Differential I/O
Standards - fHSDR
(data rate)
SERDES factor J = 3 to 10
1600
—1250
1250
Mbps
SERDES factor J = 2,
Uses DDR Registers
Mbps
SERDES factor J = 1,
Uses an SDR Register
Mbps
Emulated
Differential I/O
Standards with
Three External
Output Resistor
Networks - fHSDR
(data rate) (7)
SERDES factor J = 4 to 10
1250
—1152
800
Mbps
Emulated
Differential I/O
Standards with One
External Output
Resistor - fHSDR
(data rate)
—311
200
200
Mbps
tx Jitter - True
Differential I/O
Standards
Total Jitter for Data Rate,
600 Mbps to 1.6 Gbps
160
160
160
ps
Total Jitter for Data Rate,
< 600 Mbps
0.1
0.1
0.1
UI
tx Jitter - Emulated
Differential I/O
Standards with
Three External
Output Resistor
Network
Total Jitter for Data Rate,
600 Mbps to 1.25 Gbps
300
300
325
ps
Total Jitter for Data Rate
< 600 Mbps
——
0.2
——
0.2
——
0.25
UI
tx Jitter - Emulated
Differential I/O
Standards with One
External Output
Resistor Network
0.125
0.15
0.15
UI
tDUTY
Tx output clock duty cycle for
both True and Emulated
Differential I/O Standards
45
50
55
45
50
55
45
50
55
%
tRISE & tFALL
True Differential I/O Standards
160
200
200
ps
Emulated Differential I/O
Standards with Three External
Output Resistor Networks
250
250
300
ps
Emulated Differential I/O
Standards with One External
Output Resistor
460
500
500
ps
Table 1–42. High-Speed I/O Specifications (1), (2) (Part 2 of 3)
Symbol
Conditions
–2/–2× Speed Grade
–3 Speed Grade
–4 Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
EP4SGX180FF35I3N IC STRATIX IV FPGA 180K 1152FBGA
EP4SGX180FF35C2XN IC STRATIX IV FPGA 180K 1152FBGA
EP2S130F780C4N IC STRATIX II FPGA 130K 780-FBGA
EP2S130F1020C4N IC STRATIX II FPGA 130K 1020FBGA
EP4SGX290FH29C4 IC STRATIX IV FPGA 290K 780HBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SGX360FH29I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 289 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX360FH29I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 289 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX360FH29I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 289 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX360FH29I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 289 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX360HF35C2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256