參數(shù)資料
型號: EP4SGX290NF45I3
廠商: Altera
文件頁數(shù): 46/82頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 290K 1932FBGA
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: Stratix® IV GX
LAB/CLB數(shù): 11648
邏輯元件/單元數(shù): 291200
RAM 位總計: 17661952
輸入/輸出數(shù): 920
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1932-BBGA
供應商設備封裝: 1932-FBGA(45x45)
1–42
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Stratix IV Device Handbook
March 2014
Altera Corporation
Volume 4: Device Datasheet and Addendum
Random jitter at
6.0 Gbps (G3)
Pattern = CJPAT
0.15
0.15
0.15
UI
SAS Receiver Jitter Tolerance (17)
Total Jitter tolerance at
1.5 Gbps (G1)
Pattern = CJPAT
> 0.65
UI
Deterministic Jitter
tolerance at 1.5 Gbps
(G1)
Pattern = CJPAT
> 0.35
UI
Sinusoidal Jitter
tolerance at 1.5 Gbps
(G1)
Jitter Frequency = 900
KHz to 5 MHz
Pattern = CJTPAT BER =
1E-12
> 0.1
UI
CPRI Transmit Jitter Generation (18)
Total Jitter
E.6.HV, E.12.HV
Pattern = CJPAT
0.279
0.279
0.279
UI
E.6.LV, E.12.LV, E.24.LV,
E.30.LV
Pattern = CJTPAT
0.35
0.35
0.35
UI
Deterministic Jitter
E.6.HV, E.12.HV
Pattern = CJPAT
0.14
0.14
0.14
UI
E.6.LV, E.12.LV, E.24.LV,
E.30.LV
Pattern = CJTPAT
0.17
0.17
0.17
UI
CPRI Receiver Jitter Tolerance (18)
Total jitter tolerance
E.6.HV, E.12.HV
Pattern = CJPAT
> 0.66
UI
Deterministic jitter
tolerance
E.6.HV, E.12.HV
Pattern = CJPAT
> 0.4
UI
Total jitter tolerance
E.6.LV, E.12.LV, E.24.LV,
E.30.LV
Pattern = CJTPAT
> 0.65
UI
Deterministic jitter
tolerance
E.6.LV, E.12.LV, E.24.LV,
E.30.LV
Pattern = CJTPAT
> 0.37
UI
Combined deterministic
and random jitter
tolerance
E.6.LV, E.12.LV, E.24.LV,
E.30.LV
Pattern = CJTPAT
> 0.55
UI
Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 7 of 9)
Symbol/
Description
Conditions
–2 Commercial
Speed Grade
–3 Commercial/
Industrial
and –2× Commercial
Speed Grade
–3 Military (3) and
–4 Commercial/
Industrial Speed
Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min Typ
Max
相關(guān)PDF資料
PDF描述
24LC16BH-E/SN IC EEPROM 16KBIT 400KHZ 8SOIC
EP4SGX290NF45C2 IC STRATIX IV FPGA 290K 1932FBGA
ABB95DHND CONN EDGECARD 190PS .050 DIP SLD
ACB95DHHN CONN EDGECARD 190PS .050 DIP SLD
EP4S100G3F45I3N IC STRATIX IV FPGA 290K 1932FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SGX290NF45I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 11648 LABs 920 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX290NF45I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 11648 LABs 920 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX290NF45I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 11648 LABs 920 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX360 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Stratix IV Device
EP4SGX360FF35C2X 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256