參數(shù)資料
型號: EP4SGX180KF40C2
廠商: Altera
文件頁數(shù): 21/82頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 180K 1517FBGA
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: Stratix® IV GX
LAB/CLB數(shù): 7030
邏輯元件/單元數(shù): 175750
RAM 位總計: 13954048
輸入/輸出數(shù): 744
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1517-BBGA
供應商設備封裝: 1517-FBGA(40x40)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–20
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Programmable DC
gain
DC Gain Setting
= 0
—0
0
0
dB
DC Gain Setting
= 1
—3
3
3
dB
DC Gain Setting
= 2
—6
6
6
dB
DC Gain Setting
= 3
—9
9
9
dB
DC Gain Setting
= 4
—12
12
12
dB
EyeQ Data Rate
600
3250
600
3250
600
3250
Mbps
AEQ Data Rate
min VID
(diff p-p)
outer envelope
= 600 mV
8B/10B
encoded data
2500
6500
2500
6500
Mbps
Decision Feedback
Equalizer (DFE) Data
Rate
min VID
(diff p-p)
outer envelope
= 500 mV
3125
6500
3125
6500
Mbps
Transmitter
Supported I/O
Standards
1.4 V PCML, 1.5 V PCML
Data rate (Single
width, non-PMA
Direct)
600
3750
600
3750
600
3750
Mbps
Data rate (Double
width, non-PMA
Direct)
1000
8500
1000
6500
1000
6375
Mbps
Data rate (Single
width, PMA Direct)
600
3250
600
3250
600
3250
Mbps
Data rate (Double
width, PMA Direct)
1000
6500
1000
6500
1000
6375
Mbps
VOCM
0.65 V setting
650
650
650
mV
Differential on-chip
termination
resistors
85
setting
85 ± 15%
100
setting
100 ± 15%
120
setting
120 ± 15%
150-
setting
150 ± 15%
Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 5 of 9)
Symbol/
Description
Conditions
–2 Commercial
Speed Grade
–3 Commercial/
Industrial and
–2× Commercial
Speed Grade (1)
–3 Military (2)
and –4
Commercial/Industrial
Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關PDF資料
PDF描述
ABC50DRYS-S93 CONN EDGECARD 100PS DIP .100 SLD
EP4SGX230DF29I3N IC STRATIX IV FPGA 230K 780FBGA
24AA08H-I/ST IC EEPROM 8KBIT 400KHZ 8TSSOP
EP4SGX230DF29C2XN IC STRATIX IV FPGA 230K 780FBGA
HSC50DRYI-S734 CONN EDGECARD 100PS DIP .100 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EP4SGX180KF40C2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 7030 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX180KF40C3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 7030 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX180KF40C3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 7030 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX180KF40C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 7030 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX180KF40C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 7030 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256