參數(shù)資料
型號(hào): EP4SE530H35C3
廠商: Altera
文件頁(yè)數(shù): 18/82頁(yè)
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 530K 1152HBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV E
LAB/CLB數(shù): 21248
邏輯元件/單元數(shù): 531200
RAM 位總計(jì): 28033024
輸入/輸出數(shù): 744
電源電壓: 0.87 V ~ 0.93 V
安裝類(lèi)型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1152-BBGA 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 1152-HBGA(40x40)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–17
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Transmitter REFCLK
Phase Noise
10 Hz
-50
-50
-50
dBc/Hz
100 Hz
-80
-80
-80
dBc/Hz
1 KHz
-110
-110
-110
dBc/Hz
10 KHz
-120
-120
-120
dBc/Hz
100 KHz
-120
-120
-120
dBc/Hz
1 MHz
-130
-130
-130
dBc/Hz
Transmitter REFCLK
Phase Jitter (rms)
for 100 MHz
REFCLK (3)
10 KHz to
20 MHz
——
3
3
3
ps
RREF
——
2000
±1%
——
2000 ±
1%
——
2000
± 1%
Transceiver Clocks
Calibration block
clock frequency
10
125
10
125
10
125
MHz
fixedclk
clock
frequency
PCIe Receiver
Detect
125
125
125
MHz
reconfig_clk
clock frequency
Dynamic
reconfiguration
clock frequency
2.5/
37.5
—50
2.5/
37.5
—50
2.5/
37.5
—50
Delta time between
reconfig_clks
——
2
2
2
ms
Transceiver block
minimum
power-down
(gxb_powerdown)
pulse width
—1
1
1
s
Receiver
Supported I/O
Standards
1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS
Data rate (Single
width, non-PMA
Direct) (23)
600
3750
600
3750
600
3750
Mbps
Data rate (Double
width, non-PMA
Direct) (23)
1000
8500
1000
6500
1000
6375
Mbps
Data rate (Single
width, PMA Direct)
600
3250
600
3250
600
3250
Mbps
Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 2 of 9)
Symbol/
Description
Conditions
–2 Commercial
Speed Grade
–3 Commercial/
Industrial and
–2× Commercial
Speed Grade (1)
–3 Military (2)
and –4
Commercial/Industrial
Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
HMC65DREF CONN EDGECARD 130POS .100 EYELET
EMC61DRST-S273 CONN EDGECARD 122PS DIP .100 SLD
ASM40DRMI CONN EDGECARD 80POS .156 SQ WW
170-101-170L002 CONN PIN STAMPED 24-28AWG 10GOLD
ASC50DRTI-S734 CONN EDGECARD 100PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE530H35C3ES 功能描述:IC STRATIX IV E 530K 1152-HBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:STRATIX® IV E 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP4SE530H35C3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV E 21248 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530H35C3NES 功能描述:IC STRATIX IV E 530K 1152-HBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門(mén)陣列) 系列:STRATIX® IV E 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門(mén)數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP4SE530H35C4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV E 21248 LABs 744 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530H35C4ES 制造商:Altera Corporation 功能描述:IC STRATIX IV E FPGA 1152HBGA 制造商:Altera Corporation 功能描述:IC FPGA 744 I/O 1152HBGA