參數(shù)資料
型號(hào): EP4SE530F43C3ES
廠商: Altera
文件頁(yè)數(shù): 29/82頁(yè)
文件大?。?/td> 0K
描述: IC STRATIX IV E 530K 1760-FBGA
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV E
LAB/CLB數(shù): 21248
邏輯元件/單元數(shù): 531200
RAM 位總計(jì): 28033024
輸入/輸出數(shù): 1120
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1760-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1760-FCBGA
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–27
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Data rate (Double
width,
non-PMA Direct) (16)
1000
11300
1000
-
10312.5 1000
8500
Mbps
Data rate (Single
width,
PMA Direct) (16)
600
-
3250
600
-
3250
600
3250
Mbps
Data rate (Double
width,
1000
-
6500
1000
-
6500
1000
6500
Mbps
Absolute VMAX for a
receiver pin (4)
1.6
1.6
1.6
V
Operational VMAX for
a receiver pin
1.5
1.5
1.5
V
Absolute VMIN for a
receiver pin
-0.4
-0.4
-0.4
V
Maximum
peak-to-peak
differential input
voltage VID (diff p-p)
before device
configuration
1.6
1.6
1.6
V
Maximum
peak-to-peak
differential input
voltage VID (diff p-p)
after device
configuration
VICM = 0.82 V
setting
——
2.7
2.7
2.7
V
VICM = 1.2 V
setting (5)
——
1.2
1.2
1.2
V
Minimum
differential eye
opening at the
receiver serial input
pins for data rates
10.3125 Gbps.
Equalization = 0
DC gain = 0 dB
85
85
85
mV
Minimum
differential eye
opening at the
receiver serial input
pins for data rates
> 10.3125 Gbps.
Equalization = 0
DC gain = 0 dB
165
mV
VICM
VICM = 0.82 V
setting
820 ± 10%
mV
VICM = 1.2 V
setting (5)
1200 ± 10%
mV
Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 3 of 8)
Symbol/
Description
Conditions
–1 Industrial Speed
Grade
–2 Industrial Speed
Grade
–3 Industrial Speed
Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
EP2SGX90EF1152C5ES IC STRATIX II GX 90K 1152-FBGA
IDT71256SA20PZGI IC SRAM 256KBIT 20NS 28TSOP
IDT71256SA12PZGI IC SRAM 256KBIT 12NS 28TSOP
IDT7164S25YGI8 IC SRAM 64KBIT 25NS 28SOJ
EP2SGX90EF1152C4ES IC STRATIX II GX 90K 1152-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE530F43C3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV E 21248 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530F43C3NES 功能描述:IC STRATIX IV E 530K 1760-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:STRATIX® IV E 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
EP4SE530F43C4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV E 21248 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE530F43C4ES 制造商:Altera Corporation 功能描述:IC FPGA 1120 I/O 1760FBGA
EP4SE530F43C4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Stratix IV E 21248 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256