<rt id="66ggg"><legend id="66ggg"><tfoot id="66ggg"></tfoot></legend></rt>
    • 參數(shù)資料
      型號(hào): EP4CGX22BF14C7
      廠(chǎng)商: Altera
      文件頁(yè)數(shù): 22/42頁(yè)
      文件大小: 0K
      描述: IC CYCLONE IV GX FPGA 22K 169FBG
      產(chǎn)品培訓(xùn)模塊: Cyclone IV FPGA Family Overview
      特色產(chǎn)品: Cyclone? IV FPGAs
      標(biāo)準(zhǔn)包裝: 119
      系列: CYCLONE® IV GX
      LAB/CLB數(shù): 1330
      邏輯元件/單元數(shù): 21280
      RAM 位總計(jì): 774144
      輸入/輸出數(shù): 72
      電源電壓: 1.16 V ~ 1.24 V
      安裝類(lèi)型: 表面貼裝
      工作溫度: 0°C ~ 85°C
      封裝/外殼: 169-LBGA
      供應(yīng)商設(shè)備封裝: 169-FBGA(14x14)
      Chapter 1: Cyclone IV Device Datasheet
      1–29
      Switching Characteristics
      December 2013
      Altera Corporation
      tLOCK (3)
      1
      —1—
      1
      —1—
      1
      ms
      Notes to Table 1–31:
      (1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
      (2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the
      output pin of all I/O Banks.
      Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated RSDS transmitter is supported at the output
      pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.
      (3) tLOCK is the time required for the PLL to lock from the end-of-device configuration.
      (4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7
      speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
      Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 2 of 2)
      Symbol
      Modes
      C6
      C7, I7
      C8, A7
      C8L, I8L
      C9L
      Unit
      Min
      Typ
      Max Min
      Typ
      Max
      Min
      Typ
      Max
      Min
      Typ
      Max
      Min
      Typ
      Max
      Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices (1), (3) (Part 1 of 2)
      Symbol
      Modes
      C6
      C7, I7
      C8, A7
      C8L, I8L
      C9L
      Unit
      Min
      Typ
      Max
      Min
      Typ
      Max
      Min
      Typ
      Max
      Min
      Typ
      Max
      Min
      Typ
      Max
      fHSCLK (input
      clock
      frequency)
      ×10
      5
      85
      5
      85
      5
      85
      5
      85
      5
      72.5
      MHz
      ×8
      5
      85
      5
      85
      5
      85
      5
      85
      5
      72.5
      MHz
      ×7
      5
      85
      5
      85
      5
      85
      5
      85
      5
      72.5
      MHz
      ×4
      5
      85
      5
      85
      5
      85
      5
      85
      5
      72.5
      MHz
      ×2
      5
      85
      5
      85
      5
      85
      5
      85
      5
      72.5
      MHz
      ×1
      5
      170
      5
      170
      5
      170
      5
      170
      5
      145
      MHz
      Device
      operation in
      Mbps
      ×10
      100
      170
      100
      170
      100
      170
      100
      170
      100
      145
      Mbps
      ×8
      80
      170
      80
      170
      80
      170
      80
      170
      80
      145
      Mbps
      ×7
      70
      170
      70
      170
      70
      170
      70
      170
      70
      145
      Mbps
      ×4
      40
      170
      40
      170
      40
      170
      40
      170
      40
      145
      Mbps
      ×2
      20
      170
      20
      170
      20
      170
      20
      170
      20
      145
      Mbps
      ×1
      10
      170
      10
      170
      10
      170
      10
      170
      10
      145
      Mbps
      tDUTY
      45
      55
      45
      55
      45
      55
      45
      55
      45
      55
      %
      TCCS
      200
      200
      200
      200
      200
      ps
      Output jitter
      (peak to peak)
      500
      500
      550
      600
      700
      ps
      tRISE
      20 – 80%,
      CLOAD =
      5pF
      500
      500
      500
      500
      500
      ps
      tFALL
      20 – 80%,
      CLOAD =
      5pF
      500
      500
      500
      500
      500
      ps
      相關(guān)PDF資料
      PDF描述
      M1A3P1000-FGG144 IC FPGA M1 1KB FLASH 1M 144FPGA
      A3P1000-FGG144 IC FPGA 1KB FLASH 1M 144-FBGA
      A3P1000-FG144 IC FPGA 1KB FLASH 1M 144-FBGA
      M1A3P1000-FG144 IC FPGA M1 1KB FLASH 1M 144FPGA
      A40MX02-2VQ80 IC FPGA MX SGL CHIP 3K 80-VQFP
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      EP4CGX22BF14C7N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone IV GX 1330 LABs 72 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EP4CGX22BF14C8 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone IV GX 1330 LABs 72 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EP4CGX22BF14C8N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone IV GX 1330 LABs 72 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EP4CGX22BF14I7 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone IV GX 1330 LABs 72 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
      EP4CGX22BF14I7N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone IV GX 1330 LABs 72 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256