R" />
  • <source id="jvrge"></source>

  • 參數(shù)資料
    型號: EP4CE40F29C8LN
    廠商: Altera
    文件頁數(shù): 33/42頁
    文件大?。?/td> 0K
    描述: IC CYCLONE IV FPGA 40K 780FBGA
    產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
    Cyclone IV FPGA Family Overview
    特色產(chǎn)品: Cyclone? IV FPGAs
    標(biāo)準(zhǔn)包裝: 36
    系列: CYCLONE® IV E
    LAB/CLB數(shù): 2475
    邏輯元件/單元數(shù): 39600
    RAM 位總計: 1161216
    輸入/輸出數(shù): 532
    電源電壓: 0.97 V ~ 1.03 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 780-BBGA
    供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
    Chapter 1: Cyclone IV Device Datasheet
    1–39
    Glossary
    December 2013
    Altera Corporation
    R
    RL
    Receiver differential input discrete resistor (external to Cyclone IV devices).
    Receiver Input
    Waveform
    Receiver input waveform for LVDS and LVPECL differential standards:
    Receiver input
    skew margin
    (RSKM)
    High-speed I/O block: The total margin left after accounting for the sampling window and TCCS.
    RSKM = (TUI – SW – TCCS) / 2.
    S
    Single-ended
    voltage-
    referenced I/O
    Standard
    The JEDEC standard for SSTl and HSTL I/O standards defines both the AC and DC input signal
    values. The AC values indicate the voltage levels at which the receiver must meet its timing
    specifications. The DC values indicate the voltage levels at which the final logic state of the
    receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver
    changes to the new logic state. The new logic state is then maintained as long as the input stays
    beyond the DC threshold. This approach is intended to provide predictable receiver timing in the
    presence of input waveform ringing.
    SW (Sampling
    Window)
    High-speed I/O block: The period of time during which the data must be valid to capture it
    correctly. The setup and hold times determine the ideal strobe position in the sampling window.
    Table 1–46. Glossary (Part 3 of 5)
    Letter
    Term
    Definitions
    Single-Ended Waveform
    Differential Waveform (Mathematical Function of Positive & Negative Channel)
    Positive Channel (p) = V
    IH
    Negative Channel (n) = V
    IL
    Ground
    V
    ID
    V
    ID
    0 V
    V
    CM
    p
    - n
    V
    ID
    VIH(AC)
    VIH(DC)
    VREF
    VIL(DC)
    VIL(AC)
    VOH
    VOL
    VCCIO
    VSS
    相關(guān)PDF資料
    PDF描述
    A1020B-PLG44C IC FPGA 2K GATES 44-PLCC COM
    RMC50DRYI-S734 CONN EDGECARD 100PS DIP .100 SLD
    A1020B-PL44C IC FPGA 2K GATES 44-PLCC COM
    AMC25DRXI-S734 CONN EDGECARD 50POS DIP .100 SLD
    A1010B-PQ100I IC FPGA 1200 GATES 100-PQFP IND
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EP4CE40F29C8N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4CE40F29C9L 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4CE40F29C9LN 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4CE40F29I7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP4CE40F29I7N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256