![](http://datasheet.mmic.net.cn/190000/EP2SGX60CF780C3N_datasheet_14903017/EP2SGX60CF780C3N_235.png)
Altera Corporation
5–89
July 2009
Stratix II Device Handbook, Volume 1
DC & Switching Characteristics
Table 5–90 shows the high-speed I/O timing specifications for -4 speed
grade Stratix II devices.
Table 5–90. High-Speed I/O Specifications for -4 Speed Grade
Symbol
Conditions
-4 Speed Grade
Unit
Min
Typ
Max
fHSCLK (clock frequency)
fHSCLK = fHSDR / W
W = 2 to 32 (LVDS, HyperTransport technology)
16
520
MHz
W = 1 (SERDES bypass, LVDS only)
16
500
MHz
W = 1 (SERDES used, LVDS only)
150
717
MHz
fHSDR (data rate)
J = 4 to 10 (LVDS, HyperTransport technology)
150
1,040
Mbps
J = 2 (LVDS, HyperTransport technology)
760
Mbps
J = 1 (LVDS only)
500
Mbps
fHSDRDPA (DPA data rate) J = 4 to 10 (LVDS, HyperTransport technology)
150
1,040
Mbps
TCCS
All differential standards
-
200
ps
SW
All differential standards
330
-
ps
Output jitter
190
ps
Output tRISE
All differential I/O standards
160
ps
Output tFAL L
All differential I/O standards
180
ps
tDUTY
45
50
55
%
DPA run length
6,400
UI
DPA jitter tolerance
Data channel peak-to-peak jitter
0.44
UI
DPA lock time
Standard
Training
Pattern
Transition
Density
Number of
repetitions
SPI-4
0000000000
1111111111
10%
256
Parallel Rapid I/O
00001111
25%
256
10010000
50%
256
Miscellaneous
10101010
100%
256
01010101
256
(1)
When J = 4 to 10, the SERDES block is used.
(2)
When J = 1 or 2, the SERDES block is bypassed.
(3)
The input clock frequency and the W factor must satisfy the following fast PLL VCO specification: 150 input clock
frequency × W 1,040.
(4)
The minimum specification is dependent on the clock source (fast PLL, enhanced PLL, clock pin, and so on) and
the clock routing resource (global, regional, or local) utilized. The I/O differential buffer and input register do not
have a minimum toggle rate.