![](http://datasheet.mmic.net.cn/190000/EP2SGX60CF780C3N_datasheet_14903017/EP2SGX60CF780C3N_274.png)
1–10
Altera Corporation
Stratix II Device Handbook, Volume 2
July 2009
Enhanced PLLs
Figure 1–6. Enhanced PLL Ports
(1)
Enhanced and fast PLLs share this input pin.
(2)
These are either single-ended or differential pins.
(3)
The primary and secondary clock input can be fed from any one of four clock pins located on the same side of the
device as the PLL.
(4)
Can drive to the global or regional clock networks or the dedicated external clock output pins.
(5)
These dedicated output clocks are fed by the C[5..0] counters.
clkswitch
scandata
scanclk
pllena
C[5..0]
locked
Physical Pin
clkloss
areset
pfdena
Signal Driven by Internal Logic
Signal Driven to Internal Logic
Internal Clock Signal
scandone
pll_out0p
scandataout
fbin
clkbad[1..0]
(1)
(2), (3)
pll_out0n
pll_out1p
pll_out1n
pll_out2p
pll_out2n
(5)
scanwrite
scanread
(5)
activeclock
inclk0
inclk1
(4)
(2), (3)
Table 1–4. Enhanced PLL Input Signals (Part 1 of 2)
Port
Description
Source
Destination
inclk0
Primary clock input to the PLL.
Pin or another PLL
n counter
inclk1
Secondary clock input to the PLL.
Pin or another PLL
n counter
fbin
External feedback input to the PLL.
Pin
PFD
pllena
Enable pin for enabling or disabling
all or a set of PLLs. Active high.
Pin
General PLL control
signal
clkswitch
Switch-over signal used to initiate
external clock switch-over control.
Active high.
Logic array
PLL switch-over circuit