![](http://datasheet.mmic.net.cn/190000/EP2SGX60CF780C3N_datasheet_14903017/EP2SGX60CF780C3N_498.png)
5–14
Altera Corporation
Stratix II Device Handbook, Volume 2
January 2008
Clocking
The fast PLLs feed in to the differential receiver and transmitter channels
through the LVDS/DPA clock network. The center fast PLLs can
independently feed the banks above and below them. The corner PLLs
LVDS and DPA clock networks of the Stratix II devices.
Figure 5–13. Fast PLL and LVDS/DPA Clock for EP2S15, EP2S30, and EP2S60 Devices Note (1) (1)
Figure 5–13 applies to EP2S60 devices in the 484 and 672 pin packages.
4
2
4
Quadrant
LVDS
Clock
Fast
PLL 1
Fast
PLL 2
DPA
Clock
LVDS
Clock
DPA
Clock
LVDS
Clock
Fast
PLL 4
Fast
PLL 3
DPA
Clock
LVDS
Clock
DPA
Clock