
Altera Corporation
2–27
January 2008
Stratix II Device Handbook, Volume 2
TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices
Figure 2–16. Stratix II and Stratix II GX Read/Write Clock Mode
(1)
Violating the setup or hold time on the memory block address registers could corrupt the memory contents. This
applies to both read and write operations.
(2)
The read enable rden signal is not available in the M-RAM block. An M-RAM block in simple dual-port mode is
always reading the data stored at the current read address location.
(3)
Family Data Sheet (volume 1) of the Stratix II GX Device Handbook for more information on the MultiTrack
interconnect.
6
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
D
ENA
Q
wraddress[ ]
rdaddress[ ]
Memory Block
256 16
512 8
1,024 4
2,048 2
4,096 1
Data In
Read Address
Write Address
Write Enable
Read Enable
Data Out
rdclocken
wrclocken
wrclock
rdclock
wren
rden
6 LAB Row
Clocks
To MultiTrack
Interconnect (3)
D
ENA
Q
byteena[ ]
Byte Enable
Write
Pulse
Generator
(2)
rd_addressstall
wr_addressstall
Read Address
Clock Enable
Write Address
Clock Enable