參數(shù)資料
型號: EP2AGX125EF35C6N
廠商: Altera
文件頁數(shù): 73/90頁
文件大小: 0K
描述: IC ARRIA II GX 125K 1152FBG
產品培訓模塊: Arria II GX FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色產品: Arria? II GX FPGAs
標準包裝: 3
系列: Arria II GX
LAB/CLB數(shù): 4964
邏輯元件/單元數(shù): 118143
RAM 位總計: 8315904
輸入/輸出數(shù): 452
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1152-BBGA
供應商設備封裝: 1152-FBGA(27x27)
配用: 544-2600-ND - KIT DEV ARRIA II GX FPGA 2AGX125
其它名稱: 544-2599-5
EP2AGX125EF35C6NES
EP2AGX125EF35C6NES-ND
Chapter 1: Device Datasheet for Arria II Devices
1–67
Switching Characteristics
December 2013
Altera Corporation
Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for
Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.
Table 1–55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)
Standard
Training Pattern
Number of Data
Transitions in One
Repetition of the
Training Pattern
Number of
Repetitions per
256 Data
Transitions (4)
Maximum
SPI-4
00000000001111111111
2
128
640 data transitions
Parallel Rapid I/O
00001111
2
128
640 data transitions
10010000
4
64
640 data transitions
Miscellaneous
10101010
8
32
640 data transitions
01010101
8
32
640 data transitions
Notes to Table 1–55:
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in the table applies to both commercial and industrial grade.
(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.
Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ
Devices at a Data Rate less than 1.25 Gbps
0.1
P-P
baud/1667
20,000,000
Jitter Frequency (Hz)
Sinusoidal Jitter Amplitude (UI)
20db/dec
相關PDF資料
PDF描述
GCC13DRTI CONN EDGECARD 26POS DIP .100 SLD
VE-B63-CY-S CONVERTER MOD DC/DC 24V 50W
VE-21F-CW-F3 CONVERTER MOD DC/DC 72V 100W
VI-BTK-CV-F4 CONVERTER MOD DC/DC 40V 150W
TAP334K050SCS CAP TANT 0.33UF 50V 10% RADIAL
相關代理商/技術參數(shù)
參數(shù)描述
EP2AGX125EF35C6NES 制造商:Altera Corporation 功能描述:FPGA Arria
EP2AGX125EF35I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF35I5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 452 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF35I5ES 制造商:Altera Corporation 功能描述:FPGA Arria 制造商:Altera Corporation 功能描述:IC ARRIA II GX FPGA 制造商:Altera Corporation 功能描述:IC ARRIA II GX FPGA 1152FBGA