參數(shù)資料
型號: EP20K60ERI208-3ES
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 84/114頁
文件大小: 1623K
代理商: EP20K60ERI208-3ES
Altera Corporation
71
APEX 20K Programmable Logic Device Family Data Sheet
All specifications are always representative of worst-case supply voltage
and junction temperature conditions. All output-pin-timing specifications
are reported for maximum driver strength.
Figure 36 shows the fMAX timing model for APEX 20K devices.
Figure 36. APEX 20K fMAX Timing Model
Figure 37 shows the fMAX timing model for APEX 20KE devices. These
parameters can be used to estimate fMAX for multipule levels of logic.
Quartus II software timing analysis should be used for more accurate
timing information.
SU
H
CO
LUT
t
ESBRC
ESBWC
ESBWESU
ESBDATASU
ESBADDRSU
ESBDATACO1
ESBDATACO2
ESBDD
PD
PTERMSU
PTERMCO
t
F1—4
F5—20
F20+
LE
ESB
Routing Delay
相關(guān)PDF資料
PDF描述
EP330-25MJB UV-Erasable/OTP PLD
EP330SI-15 UV-Erasable/OTP PLD
EP330-12CFN UV-Erasable/OTP PLD
EP330-12CN UV-Erasable/OTP PLD
EP330-15CFN UV-Erasable/OTP PLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60ERI240-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERI240-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ERI240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60ETC144-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 256 Macro 92 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K60ETC144-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA