參數(shù)資料
型號： EP20K1500EFI1020-2
英文描述： 5V, Byte Alterable E2PROM; Temperature Range: -40°C to 85°C; Package: 32-CerDIP
中文描述： FPGA的
文件頁數(shù)： 17/114頁
文件大小： 1623K
代理商： EP20K1500EFI1020-2
Altera Corporation
113
APEX 20K Programmable Logic Device Family Data Sheet
SRAM configuration elements allow APEX 20K devices to be
reconfigured in-circuit by loading new configuration data into the device.
Real-time reconfiguration is performed by forcing the device into
command mode with a device pin, loading different configuration data,
reinitializing the device, and resuming user-mode operation. In-field
upgrades can be performed by distributing new configuration files.
Configuration Schemes
The configuration data for an APEX 20K device can be loaded with one of
five configuration schemes (see Table 115), chosen on the basis of the
target application. An EPC2 or EPC16 configuration device, intelligent
controller, or the JTAG port can be used to control the configuration of an
APEX 20K device. When a configuration device is used, the system can
configure automatically at system power-up.
Multiple APEX 20K devices can be configured in any of five configuration
schemes by connecting the configuration enable (nCE) and configuration
enable output (nCEO) pins on each device.
f For more information on configuration, see Application Note 116
(Configuring APEX 20K, FLEX 10K, & FLEX 6000 Devices.)
Device Pin-
Outs
See the Altera web site (http://www.altera.com) or the Altera Digital
Library
for pin-out information.
Revision
History
The information contained in the APEX 20K Programmable Logic Device
Family Data Sheet version 3.7 supersedes information published in previous
versions.
Version 3.7 Changes
s
Added Tables 37 through 43.
Table 115. Data Sources for Configuration
Configuration Scheme
Data Source
Configuration device
EPC1, EPC2, EPC16 configuration devices
Passive serial (PS)
MasterBlaster or ByteBlasterMV download cable or serial data source
Passive parallel asynchronous (PPA)
Parallel data source
Passive parallel synchronous (PPS)
Parallel data source
JTAG
MasterBlaster or ByteBlasterMV download cable or a microprocessor
with a Jam or JBC File
相關(guān)PDF資料
PDF描述
EP20K1500EFI1020-2ES 5V, Byte Alterable E2PROM; Temperature Range: -40°C to 85°C; Package: 32-CerDIP
EP20K1500EFI1020-2X 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
EP20K1500EFI1020-3 FPGA
EP20K1500EFI1020-3ES 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
EP20K160EBC356-1ES 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-CerDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K1500EFI1020-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-2X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFI1020-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K160E 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:1. Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*