參數資料
型號: EP20K1500EFC1020-3ES
英文描述: FPGA
中文描述: FPGA的
文件頁數: 63/114頁
文件大?。?/td> 1623K
代理商: EP20K1500EFC1020-3ES
52
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Table 16 summarizes the APEX 20K ClockLock and ClockBoost
parameters for -2 speed grade devices.
Notes:
(1)
To implement the ClockLock and ClockBoost circuitry with the Quartus II
software, designers must specify the input frequency. The Quartus II software
tunes the PLL in the ClockLock and ClockBoost circuitry to this frequency. The
fCLKDEV parameter specifies how much the incoming clock can differ from the
specified frequency during device operation. Simulation does not reflect this
parameter.
(2)
Twenty-five thousand parts per million (PPM) equates to 2.5% of input clock
period.
(3)
During device configuration, the ClockLock and ClockBoost circuitry is configured
before the rest of the device. If the incoming clock is supplied during configuration,
the ClockLock and ClockBoost circuitry locks during configuration because the
tLOCK value is less than the time required for configuration.
(4)
The tJITTER specification is measured under long-term observation.
Table 16. APEX 20K ClockLock & ClockBoost Parameters for -2 Speed Grade
Devices
Symbol
Parameter
Min
Max
Unit
fOUT
Output frequency
25
170
MHz
fCLK1
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
25
170
MHz
fCLK2
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
16
80
MHz
fCLK4
Input clock frequency (ClockBoost
clock multiplication factor equals 4)
10
34
MHz
tOUTDUTY
Duty cycle for ClockLock/ClockBoost-
generated clock
40
60
%
fCLKDEV
Input deviation from user specification
in the Quartus II software (ClockBoost
clock multiplication factor equals one)
25,000
PPM
tR
Input rise time
5ns
tF
Input fall time
5ns
tLOCK
Time required for ClockLock/
ClockBoost to acquire lock
10
s
tSKEW
Skew delay between related
ClockLock/ ClockBoost-generated
clock
500
ps
tJITTER
Jitter on ClockLock/ ClockBoost-
generated clock (4)
200
ps
tINCLKSTB
Input clock stability (measured between
adjacent clocks)
50
ps
相關PDF資料
PDF描述
EP20K1500EFI1020-1 FPGA
EP20K160EFC484-1ES FPGA
EP20K160EFC484-2ES FPGA
EP20K160EFC484-3ES 5V, Byte Alterable E2PROM; Temperature Range: -55°C to 125°C; Package: 32-FlatPack
EP20K160EFI484-1ES FPGA
相關代理商/技術參數
參數描述
EP20K1500EFC33-1 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-1X 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-2 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-2X 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 3456 Macros 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K1500EFC33-3 功能描述:FPGA - 現場可編程門陣列 CPLD - APEX 20K 3456 Macro 1.8 V RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256