參數(shù)資料
型號: EP20K1500EBC652-3ES
英文描述: FPGA
中文描述: FPGA的
文件頁數(shù): 40/114頁
文件大?。?/td> 1623K
代理商: EP20K1500EBC652-3ES
Altera Corporation
31
APEX 20K Programmable Logic Device Family Data Sheet
Figure 18. Deep Memory Block Implemented with Multiple ESBs
The ESB implements two forms of dual-port memory: read/write clock
mode and input/output clock mode. The ESB can also be used for
bidirectional, dual-port memory applications in which two ports read or
write simultaneously. To implement this type of dual-port memory, two
or four ESBs are used to support two simultaneous reads or writes. This
functionality is shown in Figure 19.
Figure 19. APEX 20K ESB Implementing Dual-Port RAM
ESB
to System Logic
Address Decoder
Port A
Port B
address_a[]
address_b[]
data_a[]
data_b[]
we_a
we_b
clkena_a
clkena_b
Clock A
Clock B
相關(guān)PDF資料
PDF描述
EP20K1500EBI652-1ES CMOS Clock Generator Driver; Temperature Range: -55°C to 125°C; Package: 18-CerDIP
EP20K1500EBI652-2ES FPGA
EP20K1500EBI652-3ES High Performance Microprocessor with Memory Management and Protection; Temperature Range: -55°C to 125°C; Package: 68-PGA
EP20K1500EFC1020-1 FPGA
EP20K1500EFC1020-1ES FPGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K1500EBI652-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EBI652-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EBI652-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFC1020-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K1500EFC1020-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA