Notes to Tables 4 and 5: (1) I/O counts include dedicated input and c" />
參數(shù)資料
型號: EP20K100EBC356-3
廠商: Altera
文件頁數(shù): 63/117頁
文件大?。?/td> 0K
描述: IC APEX 20KE FPGA 100K 356-BGA
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 24
系列: APEX-20K®
LAB/CLB數(shù): 416
邏輯元件/單元數(shù): 4160
RAM 位總計: 53248
輸入/輸出數(shù): 246
門數(shù): 263000
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 356-BGA
供應商設備封裝: 356-BGA(35x35)
其它名稱: 544-1091
Altera Corporation
5
APEX 20K Programmable Logic Device Family Data Sheet
Notes to Tables 4 and 5:
(1)
I/O counts include dedicated input and clock pins.
(2)
APEX 20K device package types include thin quad flat pack (TQFP), plastic quad flat pack (PQFP), power quad flat
pack (RQFP), 1.27-mm pitch ball-grid array (BGA), 1.00-mm pitch FineLine BGA, and pin-grid array (PGA)
packages.
(3)
This device uses a thermally enhanced package, which is taller than the regular package. Consult the Altera Device
Package Information Data Sheet for detailed package size information.
Table 5. APEX 20K FineLine BGA Package Options & I/O Count
Device
144 Pin
324 Pin
484 Pin
672 Pin
1,020 Pin
EP20K30E
93
128
EP20K60E
93
196
EP20K100
252
EP20K100E
93
246
EP20K160E
316
EP20K200
382
EP20K200E
376
EP20K300E
408
EP20K400
502 (3)
EP20K400E
488 (3)
EP20K600E
508 (3)
588
EP20K1000E
508 (3)
708
EP20K1500E
808
Table 6. APEX 20K QFP, BGA & PGA Package Sizes
Feature
144-Pin TQFP 208-Pin QFP 240-Pin QFP 356-Pin BGA 652-Pin BGA 655-Pin PGA
Pitch (mm)
0.50
1.27
Area (mm2)
484
924
1,218
1,225
2,025
3,906
Length
× Width
(mm
× mm)
22
× 22
30.4
× 30.4
34.9
× 34.9
35
× 35
45
× 45
62.5
× 62.5
Table 7. APEX 20K FineLine BGA Package Sizes
Feature
144 Pin
324 Pin
484 Pin
672 Pin
1,020 Pin
Pitch (mm)
1.00
Area (mm2)
169
361
529
729
1,089
Length
× Width (mm × mm)
13
× 13
19
× 19
23
× 23
27
× 27
33
× 33
相關(guān)PDF資料
PDF描述
A3P1000-1FG256I IC FPGA 1KB FLASH 1M 256-FBGA
AMM25DRYS CONN EDGECARD 50POS DIP .156 SLD
1-552076-1 STR/REL COVRKIT 180DEG 24CON 2PC
AYM40DRSN CONN EDGECARD 80POS DIP .156 SLD
AGM40DRSN CONN EDGECARD 80POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K100EBC356-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100EBC356-3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 416 Macro 246 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K100EBI356-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100EBI356-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100EBI356-2X 功能描述:IC APEX 20KE FPGA 100K 356-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:APEX-20K® 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)