
Altera Corporation
8–23
July 2005
Stratix Device Handbook, Volume 2
Implementing 10-Gigabit Ethernet Using Stratix & Stratix GX Devices
Figure 8–17. Electrical Characteristics for Stratix & Stratix GX Devices
(1.5-V HSTL Class I)
VREF
CL = 20pF
VIN
VOUT
RT = 50 Ω
VTT
Output Buffer
Input Buffer
tz(min) = 1 V/ns
tPD
HSTL AC Load Circuit for Class I
HSTL AC Waveform & I/O Interface
tf(min) = 1 V/ns
VSWING = 1.0 V
Input
Output
Tri-Stated
Output
tPL2
tPH2
80% VSWING
VREF
20% VSWING
VOH = VCCN 0.4 V = 1.1 V
VTT = VCCN/2 = 0.75 V
VOL = 0.4 V
VIH(AC) = 0.95 V
VTT = 0.75 V
VIL(AC) = 0.55 V