參數(shù)資料
型號(hào): EP1C6F256C8ES
廠(chǎng)商: Altera Corporation
英文描述: Cyclone FPGA Family Data Sheet
中文描述: 氣旋的FPGA系列數(shù)據(jù)手冊(cè)
文件頁(yè)數(shù): 81/104頁(yè)
文件大?。?/td> 763K
代理商: EP1C6F256C8ES
Altera Corporation
January 2007
4–11
Preliminary
Timing Model
Internal Timing Parameters
Internal timing parameters are specified on a speed grade basis
independent of device density.
Tables 4–21
through
4–24
describe the
Cyclone device internal timing microparameters for LEs, IOEs, M4K
memory structures, and MultiTrack interconnects.
M4K
memory
block
RAM 128 × 36 bit
Single port
-
4,608
1
256.00
222.67
197.01
RAM 128 × 36 bit
Simple
dual-port
mode
-
4,608
1
255.95
222.67
196.97
RAM 256 × 18 bit
True dual-
port mode
-
4,608
1
255.95
222.67
196.97
FIFO 128 × 36 bit
-
40
4,608
1
256.02
222.67
197.01
Shift register
9 × 4 × 128
Shift
register
11
4,536
1
255.95
222.67
196.97
Note to
Table 4–20
:
(1)
The performance numbers for this function are from an EP1C6 device in a 240-pin PQFP package.
Table 4–20. Cyclone Device Performance
Resource
Used
Design Size &
Function
Mode
Resources Used
Performance
LEs
M4K
Memory
Bits
M4K
Memory
Blocks
-6 Speed
Grade
(MHz)
-7 Speed
Grade
(MHz)
-8 Speed
Grade
(MHz)
Table 4–21. LE Internal Timing Microparameter Descriptions
Symbol
Parameter
t
SU
LE register setup time before clock
t
H
LE register hold time after clock
t
CO
LE register clock-to-output delay
t
LUT
LE combinatorial LUT delay for data-in to data-out
t
CLR
Minimum clear pulse width
t
PRE
Minimum preset pulse width
t
CLKHL
Minimum clock high or low time
相關(guān)PDF資料
PDF描述
EP1C6F256I6ES Cyclone FPGA Family Data Sheet
EP1C6F256I7ES Cyclone FPGA Family Data Sheet
EP1C6F256I8ES Cyclone FPGA Family Data Sheet
EP1C6F324C6ES Cyclone FPGA Family Data Sheet
EP1C6F324C7ES Cyclone FPGA Family Data Sheet
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1C6F256C8N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1C6F256I7 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1C6F256I7N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1C6Q240C6 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP1C6Q240C6N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Cyclone I 598 LABs 185 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256