參數(shù)資料
型號(hào): EP1830-20CFN
英文描述: Dual LDO with Low Noise, Low IQ, and High PSRR; Temperature Range: -40°C to 85°C; Package: 10-DFN
中文描述: UV-Erasable/OTP復(fù)雜可編程邏輯器件
文件頁(yè)數(shù): 1/21頁(yè)
文件大小: 828K
代理商: EP1830-20CFN
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
EP1830-25CFN Dual LDO with Low Noise, Low IQ, and High PSRR; Temperature Range: -40°C to 85°C; Package: 10-DFN
EP1830-25IFN Dual LDO with Low Noise, Low IQ, and High PSRR; Temperature Range: -40°C to 85°C; Package: 10-DFN
EP1830-30CFN Dual LDO with Low Noise, Low IQ, and High PSRR; Temperature Range: -40°C to 85°C; Package: 10-DFN
EP1830-30IFN Dual LDO with Low Noise, Low IQ, and High PSRR; Temperature Range: -40°C to 85°C; Package: 10-DFN
EP1K50FC484-2P Field Programmable Gate Array (FPGA)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP1830-25 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1830-25CFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD
EP1830-25IFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD
EP1830-30 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:High-Performance 48-Macrocell Devices
EP1830-30CFN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP Complex PLD