參數(shù)資料
型號： Enhanced Am486 dx4
廠商： Advanced Micro Devices, Inc.
英文描述： High-Performance Design On-Chip Integration Complete 32-Bit Architecture Micrprocessor(高性能設(shè)計片上集成完全32位體系微處理器)
中文描述： 高性能設(shè)計的片上集成完整的32位架構(gòu)Micrprocessor（高性能設(shè)計片上集成完全32位體系微處理器）
文件頁數(shù)： 7/69頁
文件大?。?/td> 1068K
代理商： ENHANCED AM486 DX4
7
AMD
PRELIMINARY
Enhanced Am486 Microprocessor
Figure 30 SMM Base Slot Offset .............................................................................................................48
Figure 31 SRAM Usage ..........................................................................................................................48
Figure 32 SMRAM Location ....................................................................................................................49
Figure 33 SMM Timing in Systems Using Non-Overlaid Memory Space and Write-Through Mode
with Caching Enabled During SMM..........................................................................................50
Figure 34 SMM Timing in Systems Using Non-Overlaid Memory Spaces and Write-Back Mode with
Caching Enabled During SMM.................................................................................................50
Figure 35 SMM Timing in Systems Using Non-Overlaid Memory Spaces and Write-Back Mode with
Caching Disabled During SMM................................................................................................50
Figure 36 SMM Timing in Systems Using Overlaid Memory Space and Write-Through Mode with
Caching Enabled During SMM.................................................................................................51
Figure 37 SMM Timing in Systems Using Overlaid Memory Spaces and Write-Through Mode with
Caching Disabled During SMM................................................................................................51
Figure 38 SMM Timing in Systems Using Overlaid Memory Spaces and Configured in
Write-Back Mode......................................................................................................................51
Figure 39 CLK Waveforms ......................................................................................................................63
Figure 40 Output Valid Delay Timing ......................................................................................................63
Figure 41 Maximum Float Delay Timing ..................................................................................................64
Figure 42 PCHK Valid Delay Timing .......................................................................................................64
Figure 43 Input Setup and Hold Timing ...................................................................................................65
Figure 44 RDY and BRDY Input Setup and Hold Timing ........................................................................65
Figure 45 TCK Waveforms ......................................................................................................................66
Figure 46 Test Signal Timing Diagram ....................................................................................................66
TABLES
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
Table 9
Table 10
Table 11
Table 12
Table 13
Table 14
Table 15
Table 16
Table 17
Table 18
Table 19
Table 20
Table 21
Table 22
Clocking Options .......................................................................................................................1
EADS Sample Time ................................................................................................................14
Cache Line Organization .........................................................................................................19
Legal Cache Line States .........................................................................................................19
MESI Cache Line Status .........................................................................................................20
Key to Switching Waveforms ...................................................................................................22
WBINVD/INVD Special Bus Cycles .........................................................................................33
FLUSH Special Bus Cycles .....................................................................................................34
Pin State during Stop Grant Bus State ....................................................................................37
SMRAM State Save Map ........................................................................................................43
SMM Initial CPU Core Register Settings .................................................................................45
Segment Register Initial States ...............................................................................................45
System Management Mode Revision Identifier .......................................................................46
SMM Revision Identifier Bit Definitions ...................................................................................46
HALT Auto Restart Configuration ............................................................................................47
I/O Trap Word Configuration ...................................................................................................47
Test Register (TR4) .................................................................................................................53
Test Register (TR5) .................................................................................................................53
CPU ID Codes .........................................................................................................................56
CPUID Instruction Description .................................................................................................56
Thermal Resistance (°C/W)
θ
JC
and
θ
JA
for the Am486 CPU in 168-Pin PGA Package .........67
Maximum T
A
at Various Airflows in °C ....................................................................................67
相關(guān)PDF資料
PDF描述
EO12 IRDA INFRARED TRANSCEIVER
EOL-62L256 HT62L256 EOL Notification
EP05FA20 FRD
EP05Q03L SBD
EP05Q06 SBD Type : EP05Q06
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ENHSAURR8 制造商:Molex 功能描述:8 PORT MACHINE MOUNT SWITCH 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:8, Data Rate Max:100Mbps,
ENHSDURR5 制造商:Molex 功能描述:COMPUTERS, NETWORK SWITCHES CONNECTIVITY, No. of Ports:5, Switch Mounting:DIN Ra 制造商:Molex 功能描述:ETHERNET DIN RAIL SWITCH 5PORT
ENHSDURR9 制造商:MOLEX/WOODHEAD 功能描述:Ethernet Network Switch 制造商:Molex 功能描述:ETHERNET NETWORK SWITCH, No. of Ports:9, Data Rate Max:100Mbps, Switch Mounting:
ENI-110 功能描述:沖壓機與沖模 NON-IMPACT PUNCHDOWN TOOL RoHS:否 制造商:Souriau 大小: 產(chǎn)品:Dies 類型:Crimping 描述/功能:
ENICSF2811PBKA 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*