- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1919 > ENC28J60T/SO (Microchip Technology)IC ETHERNET CTRLR W/SPI 28SOIC PDF資料下載
參數(shù)資料
| 型號： | ENC28J60T/SO |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNET CTRLR W/SPI 28SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,600 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/10Base-T |
| 接口： | SPI |
| 電源電壓： | 3.1 V ~ 3.6 V |
| 電流 - 電源： | 160mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC |
| 包裝： | 帶卷 (TR) |
| 配用： | DM163024-ND - BOARD DEMO PICDEM.NET 2 AC164123-ND - BOARD DAUGHTER ETH PICTAIL PLUS AC164121-ND - BOARD DAUGHTER PICTAIL ETHERNET |
2010 Microchip Technology Inc.
DS80349C-page 7
ENC28J60
16. Module: PHY LEDs
With some LEDs, the LED auto-polarity detection
circuit misdetects the connected polarity of the
LED upon Reset. As a result, the LED output pin
will sink current when it should be sourcing current
and vice versa. The LED will visually appear
inverted. For example, an LED configured to dis-
play the link status will be illuminated when no link
is present and extinguished when a link has been
established. The likelihood of a misdetection will
vary over temperature. If LEDB is misdetected, the
PHCON1.PDPXMD bit will also reset to the
incorrect state.
Work around
Place a resistor in parallel with the LED. The
resistor value needed is not critical. Resistors
between 1 k
and 100 k are recommended.
Affected Silicon Revisions
17. Module: DMA
If the DMA module is operated in Checksum mode
(ECON1.CSUMEN, DMAST = 1) at any time while
a packet is currently being received from the
Ethernet (ESTAT.RXBUSY = 1), the packet being
received will be aborted. The packet abort will
cause
the
Receive
Error
Interrupt
Flag
(EIR.RXERIF) to be set, the interrupt will occur, if
enabled, and the Buffer Error status bit
(ESTAT.BUFER) will also become set. The packet
will be permanently lost.
Work around
Do not use the DMA module to perform checksum
calculations; perform checksums in software. This
problem does not affect the DMA copy operation
(ECON1.CSUMEN = 0).
Affected Silicon Revisions
18. Module: Receive Filter
If using the Pattern Match receive filter, some
packets may be accepted that should be
rejected. Specifically, if ERXFCON.ANDOR = 0,
ERXFCON.PMEN = 1 and at least one of the
Hash Table, Magic PacketTM, Broadcast, Multi-
cast or Unicast receive filters are enabled, then
packets can be accepted that do not meet any of
the enabled filter criteria. This will occur if the
receive packet is less than or equal to 64+EPMO
bytes long. For typical applications using the
Pattern Match and Unicast receive filters simul-
taneously with a zero Pattern Match offset, this
will result in the reception of unwanted 64-byte
Address Resolution Protocol (ARP) broadcast
frames, among possible others.
Work around
When using the pattern match receive filter, discard
any unwanted packets in software.
Affected Silicon Revisions
19. Module: SPI Interface
When
operating
in
Power
Save
mode
(ECON2.PWRSV = 1), issuing the SPI System
Reset command will have no effect.
Work around
Clear the PWRSV bit and wait for the device’s
power regulator to stabilize before issuing an SPI
System Reset command.
For a device in an unknown state, the recommended
Reset sequence is:
1. Use the Bit Field Clear command and clear
ECON2.PWRSV (ECON2<5>).
2. Wait at least 300 s for power to be restored.
3. Issue the System Reset command.
4. Wait 1 ms for the Reset to complete and to
ensure that all modules are ready to be used.
5. Confirm that the Reset has taken place. This
can be accomplished by reading a register and
checking for an expected Reset value. For
example, read ESTAT and confirm that the
CLKRDY bit (bit 0) is set and the unimplemented
bit (bit 3) is clear.
If one or both of these conditions are not met,
this may indicate that the ENC28J60 is not
ready yet (e.g., the microcontroller has exited
POR while ENC28J60 is still powering up). In
this case, repeat the procedure from Step 1.
Affected Silicon Revisions
B1
B4
B5
B7
XX
X
B1
B4
B5
B7
XX
X
B1
B4
B5
B7
XX
X
B1
B4
B5
B7
XX
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ENC624J600T-I/PT | IC ETHERNET CTRLR W/SPI 64-TQFP |
| EP1AGX90EF1152I6 | IC ARRIA GX FPGA 90K 1152FBGA |
| EP1C3T144A8N | IC CYCLONE FPGA 2910 LE 144-TQFP |
| EP1K100FC484-1N | IC ACEX 1K FPGA 100K 484-FBGA |
| EP1S80F1020C5N | IC STRATIX FPGA 80K LE 1020-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ENC2D-B16-L00128L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-B20-L00128L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-C16-L00128L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2D-D16-L00128L | 制造商:BOURNS 制造商全稱:Bourns Electronic Solutions 功能描述:EN - Rotary Optical Encoder |
| ENC2J-B16-L00025 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:OPTICAL INTREMNETA ENCDES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。