
EM785840/5841/5842
8-bit Micro-controller
__________________________________________________________________________________________________________________________________________________________________
* This specification is subject to change without notice.
2004/11/10 V1.2
IOC8
(Unused),
not allowed to use
IOC9 (PORT9 I/O control, PORT9 switches)
PAGE0 (PORT9 I/O control register)
7
6
IOC97
IOC96
IOC95
R/W-1
R/W-1
R/W-1
Bit 0 ~ Bit 7 (IOC90 ~ IOC97) : PORT9(0~7) I/O direction control register
0
put the relative I/O pin as output
1
put the relative I/O pin into high impedance
PAGE1 (Unused), This page is not allowed to use.
IOCA (Unused)
PAGE0
(undefined) not allowed to use
PAGE1 Unused
7
6
5
X
X
X
-
-
-
Bit 0(AD7S) : Select normal I/O PORT92 pin or channel 7 input AD7 pin of ADC
0
P92 (I/O PORT92) pin is selected
1
AD7 (Channel 7 input of ADC) pin is selected
Bit 1(AD8S) : Select normal I/O PORT93 pin or channel 8 input AD8 pin of ADC
0
P93 (I/O PORT93) pin is selected
1
AD8 (Channel 8 input of ADC) pin is selected
Bit2 ~ Bit7 are undefined register, they are not allowed to use.
IOCB (ADC control)
PAGE0 (Unused), This page is not allowed to use
PAGE1 (ADC control bits)
7
6
5
4
IN2
IN1
IN0
ADCLK1 ADCLK0 ADPWR
R/W-0
R/W-0
R/W-0
R/W-0
Bit 0(ADST) : AD converter start to sample
By setting to “1”, the AD will start to sample data. This bit will be cleared by hardware automatically after a
sampling.
Bit 1 :
(undefined) not allowed to use. This bit must clear to 0.
Bit 2(ADPWR) : AD converter power control, 1/0
enable/disable.
Bit 3 ~ Bit 4 (ADCLK0 ~ ADCLK1) : AD circuit ‘s sampling clock source.
For Crystal mode:
5
4
3
2
1
0
IOC94
R/W-1
IOC93
R/W-1
IOC92
R/W-1
IOC91
R/W-1
IOC90
R/W-1
4
X
-
3
X
-
2
X
-
1
0
AD8S
R/W-0
AD7S
R/W-0
3
2
1
X
-
0
ADST
R/W-0
R/W-0
R/W-0
ADCLK1 ADCLK0
Sampling rate
Operation voltage
0
0
1
1
0
1
0
1
74.6K
37.4K
18.7K
9.3K
>=3.5V
>=3.0V
>=2.5V
>=2.5V
For IRC or ERIC mode, AD converter rate will change by oscillator. The formula for input frequency and AD
converter rate is:
AD converter rate = oscillator / 4 / (2^ADCLK)/12
For example, if input CLK = 4M Hz: