- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364739 > EM6324LZSP5B1.7 (EM Microelectronic) Reset Circuit with Manual Reset and Watchdog PDF資料下載
參數(shù)資料
| 型號(hào)： | EM6324LZSP5B1.7 |
| 廠商： | EM Microelectronic |
| 英文描述： | Reset Circuit with Manual Reset and Watchdog |
| 中文描述： | 復(fù)位電路，帶有手動(dòng)復(fù)位和看門狗 |
| 文件頁(yè)數(shù)： | 9/10頁(yè) |
| 文件大小： | 511K |
| 代理商： | EM6324LZSP5B1.7 |
EM6323/24
Watchdog Input
If the watchdog timer has not been cleared within t
WD
(1.6s typ.), reset asserts. The internal 1.6s timer is
cleared by either a reset pulse or by toggling WDI. While
reset is asserted, the timer remains cleared and does not
count. As soon as reset is released, the timer starts
counting.
If the microcontroller I/O connected to WDI is put in a
high impedance condition, the circuit will detect this
condition as a microcontroller in sleep mode and prevent
its watchdog from timing out. To monitor a high
impedance or a three state condition on WDI, the
watchdog input is internally driven low during the first
15/16 of the watchdog timeout period and high for the
last 1/16 of the watchdog timeout period.
Copyright
2006, EM Microelectronic-Marin SA
03/06 - rev.H
9
www.emmicroelectronic.com
When WDI is left unconnected, this internal driver clears
the 1.6s timer every 1.5s. When WDI is three-stated or
unconnected, the maximum allowable leakage current is
0.5
μ
A.
To minimized the overall system power consumption and
therefore for a minimum watchdog input current leave
WDI low for the majority of the watchdog timeout period,
pulsing it low-high-low once within the first 15/16 of the
watchdog timeout period to reset the watchdog timer. If
WDI is externally driven high for the majority of the
timeout period, up to 35
μ
A can flow into WDI. Meanwhile
when the microcontroller is not in sleep mode, the output
of the microcontroller which drives WDI has to be strong
enough to fight the 35
μ
A.
RESET
1/16 t
WD
15/16 t
WD
V
DD
t
POR
WDI
Pullup
OFF
ON
OFF
WDI
Pulldown
ON
OFF
ON
t
WD
Fig. 15
WDI Input Timing Diagram
V
DD
GND
WDI
Detector
Wat+ Timer
1/16 t
WD
15/16 t
WD
Pullup
Pulldown
Fig. 16
WDI Input Stage Block Schematic
0.0
3.0
6.0
9.0
12.0
15.0
-50
-25
0
25
50
75
100
125
[ °C ]
[ uA ]
Fig. 17
WDI Input Current Low-level I
IL
vs. Temperature
(V
DD
=5.5V)
0.0
5.0
10.0
15.0
[ uA ]
20.0
25.0
-50
-25
0
25
50
75
100 125
[ °C ]
Fig. 18
WDI Input Current High-Level I
IH
vs. Temperature
(V
DD
=5.5V)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EM6324LZSP5B1.8 | Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B2.2 | Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B2.6 | Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B2.9 | Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B3.1 | Reset Circuit with Manual Reset and Watchdog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EM6324LZSP5B2.2 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B2.6 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B2.9 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B3.1 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Reset Circuit with Manual Reset and Watchdog |
| EM6324LZSP5B4.4 | 制造商:EMMICRO 制造商全稱:EM Microelectronic - MARIN SA 功能描述:Reset Circuit with Manual Reset and Watchdog |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。