- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC400ANDELANSC410 (Advanced Micro Devices, Inc.) Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 14-SOIC T&R PDF資料下載
參數(shù)資料
| 型號： | ELANSC400ANDELANSC410 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0°C to 70°C; Package: 14-SOIC T&R |
| 中文描述： | ElanSC400和ElanSC410 -單芯片。低功耗。的PC / AT兼容微控制器 |
| 文件頁數(shù)： | 66/132頁 |
| 文件大小： | 2400K |
| 代理商： | ELANSC400ANDELANSC410 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
66
élanSC400 and élanSC410 Microcontrollers Data Sheet
Clocks
32KXTAL1
32KXTAL2
32.768-kHz Crystal Interface Signals
are used for the 32.768-kHz crystal. This is the main
clock source for the chip and drives the internal Phase-Locked Loops (PLLs) that generate
all other clock frequencies needed in the system.
Clock Input/Output
is an input to drive the integrated 8254 timer with a 1.19318-MHz clock
signal from an external source, or an output to bring out certain internal clock sources to drive
external devices.
Loop Filters
connect external RC loop filters required by the internal PLLs. LF_VID is not
supported on the élanSC410 microcontroller.
Parallel Port (Note: The names in parentheses in this section are those used in EPP mode.)
ACK (INTR)
I
Printer Acknowledge:
In standard mode, this signal is driven by the parallel port device with
the state of the printer acknowledge signal. In EPP mode, this signal indicates to the chip that
the parallel port device has generated an interrupt request.
AFDT (DSTRB)
O
Auto Line Feed Detect:
In standard mode, this signal is driven by the chip indicating to the
parallel port device to insert a line feed at the end of every line. In EPP mode, this signal is
driven active by the chip during reads or writes to the EPP data registers.
BUSY (WAIT)
I
Printer Busy:
In standard mode, this signal is driven by the parallel port device with the state
of the printer busy signal. In EPP mode, this signal adds wait states to the current cycle.
ERROR
I
Error:
The printer asserts this signal to inform the parallel port of a deselect condition, paper
end (PE) or other error condition.
INIT
O
Initialize Printer:
This signals the printer to begin an initialization routine.
PE
I
Paper End:
The printer asserts this signal when it is out of paper.
PPDWE
O
Parallel Port Write Enable
controls an external 374 type latch in a unidirectional parallel port
design. This device latches the SD7–SD0 bus onto the parallel port data bus. To implement
a bidirectional parallel port, this pin can be reconfigured to act as an address decode for the
parallel port data port. PPDWE can then be externally gated with IOR and IOW to provide
the Parallel Port Data Read and Write Strobes, respectively.
PPOEN
O
Parallel Port Output Buffer Enable
supports a bidirectional parallel port design. PPOEN
controls the output enable of the external Parallel Port Output Buffer (373 octal D-type
transparent latch).
SLCT
I
Printer Select
is returned by a printer upon receipt of SLCTIN.
SLCTIN (ASTRB)
O
Printer Selected:
In Standard mode, this signal is driven by the chip to select the parallel
port device. In EPP mode, this signal is driven active by the chip during reads or writes to the
EPP address register.
STRB (WRITE)
O
Strobe:
In Standard mode, this signal indicates to the parallel port device to latch the data
on the parallel port data bus. In EPP mode, this signal is driven active during writes to the
EPP data or the EPP address register.
Serial Port
CTS
I
Clear To Send
is driven back to the serial port to indicate that the external data carrier
equipment (DCE) is ready to accept data.
DCD
I
Data Carrier Detect
is driven back to the serial port from a piece of data carrier equipment
when it has detected a carrier signal from a communications target.
DSR
I
Data Set Ready
indicates that the external DCE is ready to establish a communication link
with the internal serial port controller.
DTR
O
Data Terminal Ready
indicates to the external DCE that the internal serial port controller is
ready to communicate.
RIN
I
Ring Indicate
is used by an external modem to inform the serial port that a ring signal was
detected. A change in state on this signal by the external modem can be configured to cause
a modem status interrupt. This signal can be used to cause the chip to resume from a
Suspend state.
CLK_IO
I/O
LF_INT, LF_LS,
LF_VID, LF_HS
A
Table 19.
Signal Description Table (Continued)
Signal
Type
Description
相關PDF資料 |
PDF描述 |
|---|---|
| ELANSC400 | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-100AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC520 | Microcontroller |
| ELC-10PR | HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER |
| ELFC | AM Ladder Filters for Surface Mounting |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ElanSC410 - ElanSC410 Block Diagram |
| ELANSC410-100AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC410-100ACAD | 制造商:Advanced Micro Devices 功能描述: |
| ELANSC410-100AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC410-33AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。