參數(shù)資料
型號(hào): ELANSC300
廠商: Advanced Micro Devices, Inc.
元件分類: 32位微控制器
英文描述: Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述: 高度集成,低功耗,32位微控制器
文件頁數(shù): 61/139頁
文件大?。?/td> 1388K
代理商: ELANSC300
élanSC300 Microcontroller Data Sheet
61
P R E L I M I N A R Y
and a parallel port. See Chapter 4 of the
élan
TM
SC300
Microcontroller Programmer’s Reference Manual
,
order #18470.
16450 UART
The élanSC300 microcontroller chip includes a UART,
providing élanSC300 microcontroller systems with a
serial port. This serial controller is fully compatible with
the industry-standard 16450. In handheld systems, this
port can connect to the pen input device or to a modem.
Real-Time Clock
The élanSC300 microcontroller contains a fully
146818A-compatible real-time clock (RTC) imple-
mented in a PC/AT-compatible fashion. The RTC
drives its interrupt to power-management logic.
The RTC block in the élanSC300 microcontroller con-
sists of a time-of-day clock with alarm and 100-year
calendar. The clock/calendar can be represented in bi-
nary or BCD. It has a programmable periodic interrupt,
and 114 bytes of general purpose static RAM (an ex-
tension of the 146818A standard, see the program-
mer’s reference manual for more details).
Parallel Port
The élanSC300 microcontroller parallel port is func-
tionally compatible with the PS/2 parallel port. The
élanSC300 microcontroller parallel port interface pro-
vides the parallel port control outputs and status inputs,
and also the control signals for the parallel port data
buffers. The parallel port data path is external to the
élanSC300 microcontroller. This interface can be con-
figured to operate in either a Unidirectional (normal)
mode or Bidirectional (EPP) mode.
The unidirectional parallel port requires only one exter-
nal component, the parallel port data latch. This latch is
used to latch the data from the data bus and drive the
data onto the parallel port data bus, as shown in
Figure 5.
When the élanSC300 microcontroller parallel port is
configured for Bidirectional mode operation, the
PPDWE pin is reconfigured via firmware to function as
the Parallel Port Data Register address decode
(PPDCS). The PPOEN output from the élanSC300 mi-
crocontroller is controlled via the Parallel Port Control
Register Bit 5. This signal is then used to control the
output enable of the external parallel port data latch. By
setting this bit, the parallel port data latch is disabled,
and then data can be transferred from an external par-
allel port device into the élanSC300 microcontroller
through an external 244 type buffer. A typical bidirec-
tional Parallel Port Data Bus implementation is shown
in Figure 6.
If the VCC5 supply pins are connected to a 5-V power
supply, then the Parallel Port control signals will be
driven by 5-V outputs and can be connected directly to
the parallel port connector. If VCC5 is connected to 3.3
V, the parallel port control signals should be translated
to 5 V.
The élanSC300 CPU also supports Enhanced Parallel
Port (EPP) mode. The EPP mode pins are defined in
Table 25.
Note:
If PCMCIA write enable (
PCMCWE
) and PCM-
CIA output enable (
PCMCOE
) are used, the parallel port
signals INIT and SLCTIN are not available.
In Normal mode, the outputs shown in Table 25 func-
tion as open-collector or open-drain outputs. In EPP
mode, these outputs must function as standard CMOS
outputs that are driven High and Low. Figure 6 shows
the design that should be used to support EPP mode.
Figure 5.
Unidirectional Parallel Port Data Bus
Implementation
élanSC300 Microcontroller
374 Octal D Flip Flop
SD7–SD0
PPDWE
Parallel Port
Data Bus
CLK
OE
D
Q
Table 25.
Parallel Port EPP Mode Pin Definition
Normal
Mode
STRB
EPP
Mode
WRITE
Description
EPP write signal. This signal is
driven active during writes to
the EPP data or address regis-
ter.
EPP data strobe. This signal is
driven active during reads or
writes to the EPP data register.
EPP address strobe. This sig-
nal is driven active during
reads or writes to the EPP ad-
dress register.
EPP interrupt. This signal is an
input used by the EPP device
to request service.
EPP wait. This signal is used to
add wait states to the current
cycle. It is similar to the ISA
IOCHRDY signal.
AFDT
DSTRB
SLCTIN
ASTRB
ACK
INTR
BUSY
WAIT
相關(guān)PDF資料
PDF描述
ELANSC300-25KC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25KI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VC Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33VI Highly Integrated, Low-Power, 32-Bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC300-25KC 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family
ELANSC300-25KI 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family 制造商:Rochester Electronics LLC 功能描述:- Bulk
ELANSC300-25VC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-25VI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller
ELANSC300-33KC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller