- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97904 > EL4585CS Horizontal Genlock, 8 FSC PDF資料下載
參數(shù)資料
| 型號： | EL4585CS |
| 英文描述： | Horizontal Genlock, 8 FSC |
| 中文描述： | 水平同步鎖相，8金管會 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 262K |
| 代理商： | EL4585CS |
EL4585C
March
1996
Rev
C
EL4585C
Horizontal Genlock 8 FSC
Note All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication however this data sheet cannot be a ‘‘controlled document’’ Current revisions if any to these
specifications are maintained at the factory and are available upon your request We recommend checking the revision level before finalization of your design documentation
4585C
1995 Elantec Inc
Features
36 MHz general purpose PLL
8FSC timing (Use the EL4584
for4FSC)
Compatible with EL4583C Sync
Separator
VCXO Xtal or LC tank
oscillator
k2nS jitter (VCXO)
User-controlled PLL capture and
lock
Compatible with NTSC and PAL
TV formats
8 pre-programmed popular TV
scan rate clock divisors
Single 5V low current operation
Applications
Pixel Clock regeneration
Video compression engine
(MPEG) clock generator
Video Capture or digitization
PIP (Picture In Picture) timing
generator
Text or Graphics overlay timing
Ordering Information
Part No
Temp Range
Package
Outline
EL4585CN
b
40 Cto a85 C 16-Pin DIP
MDP0031
EL4585CS
b
40 Cto a85 C 16-Lead SO
MDP0027
For 3Fsc and 4Fsc clock frequency operation
see EL4584 datasheet
Demo Board
A demo PCB is available for this
product Request ‘‘EL45845 Demo
Board’’
General Description
The EL4585C is a PLL (Phase Lock Loop) sub system designed
for video applications but also suitable for general purpose use
up to 36 MHz In a video application this device generates a
TTLCMOS compatible Pixel Clock (Clk Out) which is a multi-
ple of the TV Horizontal scan rate and phase locked to it
The reference signal is a horizontal sync signal TTLCMOS
format which can be easily derived from an analog composite
video signal with the EL4583 Sync Separator An input signal
to ‘‘coast’’ is provided for applications where periodic distur-
bances are present in the reference video timing such as VTR
head switching The Lock detector output indicates correct lock
The divider ratio is four ratios for NTSC and four similar ratios
for the PAL video timing standards by external selection of
three control pins These four ratios have been selected for com-
mon video applications including 8 FSC 6FSC 27 MHz (CCIR
601 format) and square picture elements used in some worksta-
tion graphics To generate 4 FSC 3FSC 135 MHz (CCIR 601
format) etc use the EL4584 which does not have the addition-
al divide by 2 stage of the EL4585
For applications where these frequencies are inappropriate or
for general purpose PLL applications the internal divider can be
by passed and an external divider chain used
FREQUENCIES and DIVISORS
Function
6Fsc
CCIR 601
Square
8Fsc
Divisor
1702
1728
1888
2270
PAL Fosc (MHz)
26602
270
295
35468
Divisor
1364
1716
1560
1820
NTSC Fosc (MHz)
21476
270
24546
28636
CCIR 601 divisors yield 1440 pixels in the active portion of each line for NTSC and PAL
Square pixels format gives 640 pixels for NTSC and 768 pixels for PAL
6Fsc frequencies do not yield integer divisors
Divisor does not include d 2 block
Connection Diagram
EL4585 SO P-DIP Packages
4585 – 17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EL5144C | 103dB SNR Stereo ADC with Single-Ended Inputs 20-SSOP -40 to 85 |
| EL5144CW | 103dB SNR Stereo ADC with Single-Ended Inputs 20-SSOP -40 to 85 |
| EL5146CN | 100 MHz Single Supply Rail to Rail Amplifier |
| EL5146CS | 100 MHz Single Supply Rail to Rail Amplifier |
| EL5146C | 100 MHz Single Supply Rail to Rail Single Amplifier(100MHz單電源滿幅度輸出單路放大器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL4585CS-T13 | 功能描述:IC GENLOCK HORZ 8FSC 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| EL4585CS-T7 | 功能描述:IC PLL VIDEO GP 36MHZ 16-SOIC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| EL4585CSZ | 功能描述:鎖相環(huán) - PLL EL4585CSZ HORIZONTAL GENLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| EL4585CSZ-T13 | 功能描述:鎖相環(huán) - PLL EL4585CSZ HORIZONTAL GENLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| EL4585CSZ-T7 | 功能描述:鎖相環(huán) - PLL EL4585CSZ HORIZONTAL GENLOCK RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。