- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2068 > EL4511CU-T13 (Intersil)IC SUPER SYNC SEPARATOR 24-QSOP PDF資料下載
參數(shù)資料
| 型號： | EL4511CU-T13 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SUPER SYNC SEPARATOR 24-QSOP |
| 標準包裝： | 2,500 |
| 類型： | 同步分離器 |
| 應(yīng)用： | HDTV，投影儀，機頂盒 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-QSOP |
| 包裝： | 帶卷 (TR) |
17
FN7009.8
November 12, 2010
Video Format Switching
The part should be powered down for at least 500s to reset
the internal registers when the input video signal is switched
from one video format to another video format. It is possible
the part will generate wrong outputs if it is not powered down
between two different input video signals.
USE OF THE POWER DOWN FUNCTION
The Power down pin (pin 4) can be used to hard reset the
internal circuit of the EL4511. To disable the internal circuit,
just apply a 5V to the power down pin. To enable the internal
circuit, just apply a 0V to the power down pin.
The SYNCLOCK pin 3 minus edge can be used to generate
a 5V 500s pulse to the PDWN pin 4 to reset the internal
digital registers automatically when the video input has a
changed video format.
Horizontal Rate Acquisition Oscillator
This oscillator is frequency locked to 512 times the horizontal
rate. This clock signal generates the timing and gating
signals that are employed internally by the EL4511. This
operation is entirely automatic and requires no input from the
external circuitry or microprocessor.
(Serial Mode) It is possible to gain access to this oscillator
O/P by changing the assignment of pin 2 (VBLANK) or pin 23
(ODD/EVEN).
Register 6, bits 7:6 make this selection; see Table 1 for
allocations.
(Serial Mode) The oscillator frequency is adjusted at the
beginning of the line. At the time of frequency adjustment the
clock O/P may have a phase discontinuity.
Advanced Sync Separator
Once the line rate has been determined, the signal can be
analyzed by the advanced sync separator. This has been
designed to be compatible with a wide range of video
standards, operating with horizontal line rates up to 150kHz.
PAL/NTSC/SECAM; HDTV, including bi-level and tri-level
sync Standards and computer display syncs. The EL4511
can be programmed to disable the detection of either bi-level
or tri-level sync signals or to prioritize the detection of one
sync signal type over the other.
If the vertical sync input pin, VERTIN, is enabled, the EL4511
will automatically detect whether a valid signal is present on
that pin, and incorporate that signal into the algorithm.
Otherwise, the input signal on which the horizontal sync was
detected will be treated as a composite sync. The sync
separator also includes a qualification scheme which rejects
high frequency noise and other video artifacts, such as color
burst. The horizontal line rate is automatically acquired from
the signal (see above.) A digital filter is included in the signal
path to remove noise and glitches; this may be removed if
the extra delay it incurs needs to be removed. (Serial Mode)
Setting register 2, bit 4 to Low will remove the filter.
After the signal has been identified and the qualification
process is complete, the SYNCLOCK pin will go high and
the output waveforms will be enabled. (Serial Mode) These
may be enabled all the time by setting register 1, bit 6 to a
high state. This can help noisy and varying signals as the
revalidation does not have to take place before the signals
examples of various types of input signal.
Part of the signal recognition algorithm uses the number of
horizontal lines between vertical pulses. A counter is clocked
by the Hclock, this counter is also used to generate vertical
timing pulses. (Serial Mode) This count information is
available via the serial I/F; this is a 12 bit number.
(Serial Mode) The lines per frame count is available at
register 8, bits 7:4 for the MSBs; the LSBs are available at
register 7, bits 7:0. Register 8, bit 2 indicates that the
lines/frame counter has been updated when it is high.
This counter also generates the VBLANK waveform. Using a
look up table, the default blanking is based on number of
lines in the field. (Serial Mode) This operation may be
disabled by setting register 3, bit 7 to a low. As this is
dependent on application and product usage, this may be
modified. Register 3, bits 6:0 will set the number of
horizontal lines after VERTOUT leading edge. Register 4,
bits 7:4 sets the number of lines before the VERTOUT
leading edge.
TABLE 1. ACQUISITION CLOCK MULTIPLEXER
CmuxCtrl
ACTION
Reg6
b7 b6
0 0
Normal Operation
0 1
Clock multiplexed onto Odd/Even (pin 23)
1 0
Clock multiplexed onto VBLANK (pin 2)
1 1
Reserved
Sync_Lock pin
VDD
POWERDOWN
0
R3
100K
R2
10K
R1
20K
Q1
MPS3906
Q1
MPS3906
C1
0.022u
C1
EL4511
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EL4543IL-T7 | IC DRVR TWISTED TRPL DIFF 20-QFN |
| EL4581CS-T13 | IC SYNC SEPARATOR S-H 50% 8-SOIC |
| EL4583AIS-T7 | IC SYNC SEPARATOR S-H 50% 16SOIC |
| EL4583CS-T13 | IC SYNC SEPARATOR S-H 50% 16SOIC |
| EL4584CS-T13 | IC GENLOCK HORZ 4FSC 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL4511CU-T7 | 功能描述:IC VID SYNC SEPARATR HDTV 24QSOP RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| EL4511CUZ | 功能描述:視頻 IC EL4511CUZ SUPER SYNC SEPARATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| EL4511CUZ | 制造商:Intersil Corporation 功能描述:TV / Video IC |
| EL4511CUZ-EVAL | 制造商:Intersil Corporation 功能描述:SUPER SYNC SEPARATOR 24QSOP - Bulk |
| EL4511CUZ-T13 | 功能描述:視頻 IC EL4511CUZ SUPER SYNC SEPARATOR RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。