- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362594 > ECLSOIC8EVB (ON SEMICONDUCTOR) Evaluation Board Manual for High Frequency SOIC 8 PDF資料下載
參數(shù)資料
| 型號(hào)： | ECLSOIC8EVB |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Evaluation Board Manual for High Frequency SOIC 8 |
| 中文描述： | 評(píng)估板手冊(cè)高頻采用SOIC 8 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大小： | 201K |
| 代理商： | ECLSOIC8EVB |
Semiconductor Components Industries, LLC, 2004
August, 2004 Rev. 1
1
Publication Order Number:
ECLSOIC8EVB/D
ECLSOIC8EVB
Evaluation Board Manual
for High Frequency SOIC 8
INTRODUCTION
ON Semiconductor has developed an evaluation board for
the devices in 8lead SOIC package. These evaluation
boards are offered as a convenience for the customers
interested in performing their own engineering assessment
on the general performance of the 8lead SOIC device
samples. The board provides a high bandwidth 50
controlled impedance environment. The pictures in Figure 1
show the top and bottom view of the evaluation board, which
can be configured in several different ways, depending on
device under test (See Table 1. Configuration List).
This evaluation board manual contains:
Information on 8lead SOIC Evaluation Board
Assembly Instructions
Appropriate Lab Setup
Bill of Materials
This manual should be used in conjunction with the device
data sheet, which contains full technical details on the device
specifications and operation.
Board LayUp
The 8lead SOIC evaluation board is implemented in four
layers with split (dual) power supplies (Figure 2.
Evaluation Board Layup). For standard ECL lab setup and
test, a split (dual) power supply is essential to enable the
50 internal impedance in the oscilloscope as a termination
for ECL devices. The first layer or primary trace layer is
0.008
″
thick Rogers RO4003 material, which is designed to
have equal electrical length on all signal traces from the
device under the test (DUT) to the sense output. The second
layer is the 1.0 oz copper ground plane and a portion of the
plane is the V
EE
power plane. The FR4 dielectric material is
placed between second and third layer and between third and
fourth layer. The third layer is also 1.0 oz copper ground
plane and a portion of this layer is V
CC
power plane. The
fourth layer is the secondary trace layer.
Figure 1. Top and Bottom View of the 8lead SOIC Evaluation Board
EVALUATION BOARD MANUAL
http://onsemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM85 | SURFACE MOUNT COMMON MODE FILTER FOR DC POWER |
| ECP200 | 2.0 WATT POWER AMPLIFIER |
| ECS-100 | CLOCK OSCILLATOR |
| ECS-100A | CLOCK OSCILLATOR |
| ECS-100B | CLOCK OSCILLATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ECLT-20-30.000M-GA | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:CRYSTAL |
| ECLT-20-30.000M-GTR | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:CRYSTAL |
| ECLT-20-30.000M-I2A | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:CRYSTAL |
| ECLT-20-30.000M-I2TR | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:CRYSTAL |
| ECLT-20-30.000M-L2A | 制造商:ECLIPTEK 制造商全稱:Ecliptek Corporation 功能描述:CRYSTAL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。