參數(shù)資料
型號(hào): EBE51ED8AEFA-5C-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
中文描述: 64M X 72 DDR DRAM MODULE, 0.5 ns, DMA240
封裝: ROHS COMPLIANT, DIMM-240
文件頁(yè)數(shù): 1/22頁(yè)
文件大小: 186K
代理商: EBE51ED8AEFA-5C-E
Document No. E0585E20 (Ver. 2.0)
Date Published January 2005 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2004-2005
DATA SHEET
512MB Unbuffered DDR2 SDRAM DIMM
EBE51ED8AEFA
(64M words
×
72 bits, 1 Rank)
Description
The EBE51ED8AEFA is 64M words
×
72 bits, 1 rank
DDR2 SDRAM unbuffered module, mounting 9 pieces
of 512M bits DDR2 SDRAM sealed in FBGA (
μ
BGA
)
package. Read and write operations are performed at
the cross points of the CK and the /CK. This high-
speed data transfer is realized by the 4 bits prefetch-
pipelined architecture. Data strobe (DQS and /DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. This module provides high
density mounting without utilizing surface mount
technology. Decoupling capacitors are mounted
beside each FBGA (
μ
BGA) on the module board.
Note: Do not push the components or drop the
modules in order to avoid mechanical defects,
which may result in electrical defects.
Features
240-pin socket type dual in line memory module
(DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free
1.8V power supply
Data rate: 533Mbps/400Mbps (max.)
1.8V (SSTL_18 compatible) I/O
Double-data-rate architecture: two data transfers per
clock cycle
Bi-directional, differential data strobe (DQS and
/DQS) is transmitted/received with data, to be used in
capturing data at the receiver
DQS is edge aligned with data for READs: center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge: data
and data mask referenced to both edges of DQS
Four internal banks for concurrent operation
(components)
Data mask (DM) for write data
Burst lengths: 4, 8
/CAS Latency (CL): 3, 4, 5
Auto precharge operation for each burst access
Auto refresh and self refresh modes
7.8
μ
s average periodic refresh interval
Posted CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
/DQS can be disabled for single-ended Data Strobe
operation
相關(guān)PDF資料
PDF描述
EBE51ED8AEFA-6 Circular Connector; No. of Contacts:8; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:17-8 RoHS Compliant: No
EBE51ED8AEFA-6E-E Circular Connector; No. of Contacts:26; Series:MS27466; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:17; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:17-26 RoHS Compliant: No
EBE51ED8ABFA-5C-E 512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AGFA-4A-E 512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AGFA-5C-E 512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EBE51ED8AEFA-6 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AEFA-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AGFA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AGFA-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AGFA-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)