- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384273 > EBD11UD8ADDA (Elpida Memory, Inc.) 1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) PDF資料下載
參數(shù)資料
| 型號(hào)： | EBD11UD8ADDA |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
| 中文描述： | 1GB的DDR SDRAM的SO - DIMM筆記本（128兆位X64的話，2個(gè)等級(jí)） |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大?。?/td> | 208K |
| 代理商： | EBD11UD8ADDA |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Document No. E0296E20 (Ver. 2.0)
Date Published August 2002 (K) Japan
URL: http://www.elpida.com
Elpida Memory , Inc. 2002
PRELIMINARY DATA SHEET
1GB Unbuffered DDR SDRAM DIMM
EBD11UD8ABFB
(128M words
×
64 bits, 2 Banks)
Description
The EBD11UD8ABFB is 128M words
×
64 bits, 2
banks Double Data Rate (DDR) SDRAM unbuffered
module, mounted 16 pieces of 512M bits DDR SDRAM
sealed in TSOP package. Read and write operations
are performed at the cross points of the CK and the
/CK. This high-speed data transfer is realized by the 2
bits prefetch-pipelined architecture. Data strobe (DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. This module provides high
density mounting without utilizing surface mount
technology. Decoupling capacitors are mounted
beside each TSOP on the module board.
Features
184-pin socket type dual in line memory module
(DIMM)
PCB height: 31.75mm
Lead pitch: 1.27mm
2.5V power supply
Data rate: 333Mbps/266Mbps (max.)
2.5 V (SSTL_2 compatible) I/O
Double Data Rate architecture; two data transfers per
clock cycle
Bi-directional, data strobe (DQS) is transmitted
/received with data, to be used in capturing data at
the receiver
Data inputs and outputs are synchronized with DQS
4 internal banks for concurrent operation
(Component)
DQS is edge aligned with data for READs; center
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
referenced to both edges of DQS
Auto precharge option for each burst access
Programmable burst length: 2, 4, 8
Programmable /CAS latency (CL): 2, 2.5
Refresh cycles: (8192 refresh cycles /64ms)
7.8
μ
s maximum average periodic refresh interval
2 variations of refresh
Auto refresh
Self refresh
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBD21RD4ADNA-6B-E | 2GB Registered DDR SDRAM DIMM (256M words X72 bits, 2 Ranks) |
| EBD21RD4ADNA-7A-E | 2GB Registered DDR SDRAM DIMM (256M words X72 bits, 2 Ranks) |
| EBD21RD4ADNA-7A | 2GB Registered DDR SDRAM DIMM (256M words X72 bits, 2 Ranks) |
| EBD26UC6AKSA-6B-E | Single Pole Normally Open: 1-Form-A |
| EBD26UC6AKSA-7A-E | Single Pole Normally Open: 1-Form-A, 400V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBD11UD8ADDA-6B | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
| EBD11UD8ADDA-6B-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
| EBD11UD8ADDA-7A | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
| EBD11UD8ADDA-7A-E | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
| EBD11UD8ADDA-7B | 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:1GB DDR SDRAM SO-DIMM (128M words x64 bits, 2 Ranks) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。