
56858 Technical Data, Rev. 6
16
Freescale Semiconductor
HACK
HRRQ
GPIOB15
C7
119
Input
Open Drain
Output
Input/Output
Host Acknowledge (HACK)
—When the HI08 is programmed for
HRMS=0 functionality (typically used on a single-data-strobe bus), this
input has two functions: (1) provide a Host Acknowledge signal for
DMA transfers or (2) to control handshaking and provide a Host
Interrupt Acknowledge compatible with the MC68000 family
processors.
These pins are disconnected internally during reset.
Receive Host Request (HRRQ)
—This signal
is the Receive Host
Request output when the HI08 is programmed for HRMS=1
functionality and is typically used on a double-data-strobe bus.
Port B GPIO (15)
—This pin is a General Purpose I/O (GPIO) pin when
not configured for host port usage.
TIO0
GPIOG0
B9
114
Input
/Output
Input/Output
Timer Input/Outputs (TIO0)
—This pin can be independently
configured to be either a timer input source or an output flag.
Port G GPIOG0
—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as an input or output pin.
TIO1
GPIOG1
C9
112
Input
/Output
Input/Output
Timer Input/Outputs (TIO1)
—This pin can be independently
configured to be either a timer input source or an output flag.
Port G GPIO (1)
—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as an input or output pin.
TIO2
GPIOG2
D9
111
Input
/Output
Input/Output
Timer Input/Outputs (TIO2)
—This pin can be independently
configured to be either a timer input source or an output flag.
Port G GPIO (2)
—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as an input or output pin.
TIO3
GPIOG3
B10
110
Input
/Output
Input/Output
Timer Input/Outputs (TIO3)
—This pin can be independently
configured to be either a timer input source or an output flag.
Port G GPIO (3)
—This pin is a General Purpose I/O (GPIO) pin that
can individually be programmed as an input or output pin.
IRQA
G2
22
Input
External Interrupt Request A and B
—The IRQA and IRQB inputs
are asynchronous external interrupt requests that indicate that an
external device is requesting service. A Schmitt trigger input is used
for noise immunity. They can be programmed to be level-sensitive or
negative-edge-triggered. If level-sensitive triggering is selected, an
external pull-up resistor is required for Wired-OR operation.
IRQB
F5
23
MODE A
GPIOH0
F4
17
Input
Input/Output
Mode Select (MODE A)
—During the bootstrap process MODE A
selects one of the eight bootstrap modes.
Port H GPIO (0)
—This pin is a General Purpose I/O (GPIO) pin after
the bootstrap process has completed.
Table 3-1 56858 Signal and Package Information for the 144-pin LQFP and MAPBGA
Signal
Name
BGA
Pin No.
LQFP
Pin No.
Type
Description