參數(shù)資料
型號： DSP56857E
廠商： 飛思卡爾半導(dǎo)體(中國)有限公司
英文描述： 16-bit Digital Signal Controllers
中文描述： 16位數(shù)字信號控制器
文件頁數(shù)： 49/53頁
文件大?。?/td> 680K
代理商： DSP56857E
Electrical Design Considerations
56857 Technical Data, Rev. 6
Freescale Semiconductor
49
As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the
first definition. From a practical standpoint, that value is also suitable for determining the junction
temperature from a case thermocouple reading in forced convection environments. In natural convection,
using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple
reading on the case of the package will estimate a junction temperature slightly hotter than actual. Hence,
the new thermal metric, Thermal Characterization Parameter, or
Ψ
JT
, has been defined to be (T
J
– T
T
)/P
D
.
This value gives a better estimate of the junction temperature in natural convection when using the surface
temperature of the package. Remember that surface temperature readings of packages are subject to
significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat
loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the
top center of the package with thermally conductive epoxy.
6.2 Electrical Design Considerations
Use the following list of considerations to assure correct operation:
Provide a low-impedance path from the board power supply to each V
DD
pin on the controller, and from the
board ground to each V
SS
(GND) pin.
The minimum bypass requirement is to place six 0.01–0.1
μ
F capacitors positioned as close as possible to
the package supply pins. The recommended bypass configuration is to place one bypass capacitor on each
of the ten V
DD
/V
SS
pairs, including V
DDA
/V
SSA.
Ensure that capacitor leads and associated printed circuit traces that connect to the chip V
DD
and V
SS
(GND)
pins are less than 0.5 inch per capacitor lead.
Use at least a four-layer Printed Circuit Board (PCB) with two inner layers for V
DD
and GND.
Bypass the V
DD
and GND layers of the PCB with approximately 100
μ
F, preferably with a high-grade
capacitor such as a tantalum capacitor.
Because the device’s output signals have fast rise and fall times, PCB trace lengths should be minimal.
Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.
This is especially critical in systems with higher capacitive loads that could create higher transient currents
in the V
DD
and GND circuits.
All inputs must be terminated (i.e., not allowed to float) using CMOS levels.
CAUTION
This device contains protective circuitry to guard against
damage due to high static voltage or electrical fields.
However, normal precautions are advised to avoid
application of any voltages higher than maximum rated
voltages to this high-impedance circuit. Reliability of
operation is enhanced if unused inputs are tied to an
appropriate voltage level.
相關(guān)PDF資料
PDF描述
DSP56858E 16-bit Digital Signal Controllers
DSP56858FV120 16-bit Digital Signal Controllers
DSP56858FVE 16-bit Digital Signal Controllers
DSP56858VF120 16-bit Digital Signal Controllers
DSP5685XEVMUM Feature Phone Software Application Product Brief
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56857PB 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
DSP56858 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56858E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56858EVM 制造商:Freescale Semiconductor 功能描述:Microprocessor Support IC For Use With:D
DSP56858EVMUM_D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56858 Evaluation Module User＇s Manual
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*