- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10672 > DS90CR218AMTD/NOPB (National Semiconductor)IC RCVR 21BIT CHAN LINK 48TSSOP PDF資料下載
參數(shù)資料
| 型號： | DS90CR218AMTD/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 2/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR 21BIT CHAN LINK 48TSSOP |
| 產(chǎn)品培訓模塊： | Interconnect Solutions for LVDS Applications |
| 標準包裝： | 38 |
| 類型： | 接收器 |
| 驅(qū)動器/接收器數(shù)： | 21/21 |
| 規(guī)程： | LVDS |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TFSOP（0.240"，6.10mm 寬） |
| 供應商設備封裝： | 48-TSSOP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1280 (CN2011-ZH PDF) |
| 其它名稱： | *DS90CR218AMTD *DS90CR218AMTD/NOPB DS90CR218AMTD |
SNLS226A – OCTOBER 2006 – REVISED FEBRUARY 2013
Figure 14. CHANNEL LINK
Decoupling Configuration
CLOCK JITTER
The CHANNEL LINK devices employ a PLL to generate and recover the clock transmitted across the LVDS
interface. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. For example,
a 85 MHz clock has a period of 11.76 ns which results in a data bit width of 1.68 ns. Differential skew (
Δt within
one differential pair), interconnect skew (
Δt of one differential pair to another) and clock jitter will all reduce the
available window for sampling the LVDS serial data streams. Care must be taken to ensure that the clock input
to the transmitter be a clean low noise signal. Individual bypassing of each VCC to ground will minimize the noise
passed on to the PLL, thus creating a low jitter LVDS clock. These measures provide more margin for channel-
to-channel skew and interconnect skew as a part of the overall jitter/skew budget.
COMMON-MODE vs. DIFFERENTIAL MODE NOISE MARGIN
The typical signal swing for LVDS is 300 mV centered at +1.2V. The CHANNEL LINK receiver supports a 100
mV threshold therefore providing approximately 200 mV of differential noise margin. Common-mode protection is
of more importance to the system's operation due to the differential data transmission. LVDS supports an input
voltage range of Ground to +2.4V. This allows for a ±1.0V shifting of the center point due to ground potential
differences and common-mode noise.
TRANSMITTER INPUT CLOCK
The transmitter input clock must always be present when the device is enabled (PWR DWN = HIGH). If the clock
is stopped, the PWR DWN pin must be used to disable the PLL. The PWR DWN pin must be held low until after
the input clock signal has been reapplied. This will ensure a proper device reset and PLL lock to occur.
POWER SEQUENCING AND POWERDOWN MODE
Outputs of the CHANNEL LINK transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and
data outputs will begin to toggle 10 ms after VCC has reached 3V and the Powerdown pin is above 1.5V. Either
device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total
power dissipation for each device will decrease to 5
μW (typical).
The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter
input clock may also be applied after power up; however, the use of the PWR DWN pin is required as described
in the TRANSMITTER INPUT CLOCK section. Do not power up and enable (PWR DWN = HIGH) the transmitter
without a valid clock signal applied to the TxCLK IN pin.
The CHANNEL LINK chipset is designed to protect itself from accidental loss of power to either the transmitter or
receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs
(RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the
receiver inputs are shorted to VCC through an internal diode. Current is limited (5 mA per input) by the fixed
current mode drivers, thus avoiding the potential for latchup when powering the device.
10
Copyright 2006–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR217
相關PDF資料 |
PDF描述 |
|---|---|
| LTC2440IGN#PBF | IC ADC DIFFER 24-BIT HS 16-SSOP |
| VE-B1T-MX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-J5K-MY-F4 | CONVERTER MOD DC/DC 40V 50W |
| DS90CR217MTD/NOPB | IC TXRX 21BIT CHAN LINK 48TSSOP |
| CS5364-CQZ | IC ADC 4CH 114DB 216KHZ 48-LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS90CR218AMTDX | 功能描述:串行器/解串器 - Serdes RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| DS90CR218AMTDX/NOPB | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| DS90CR218MTD | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:+3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 75 MHz |
| DS90CR218MTD/NOPB | 功能描述:IC RCVR 21BIT CHAN LINK 48TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| DS90CR218MTDX | 功能描述:IC RCVR 21BIT CHAN LINK 48TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。