- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS8007A-EAG+ (Maxim Integrated Products)IC INTERFACE SMART CARD 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | DS8007A-EAG+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 33/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE SMART CARD 48-LQFP |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 104 |
| 應用： | 智能卡 |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.7 V ~ 6 V |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
DS8007A
Multiprotocol Dual Smart Card Interface
______________________________________________________________________________________
39
For the T = 0 protocol, only received characters without
parity errors are stored in the receive FIFO. When
UCR1.FIP = 1 during T = 0 reception, only those char-
acters with incorrect parity are stored to the receive
FIFO since the DS8007A is checking for inverse parity.
For the T = 1 protocol, the receive character is stored
to the FIFO no matter whether the parity checks cor-
rectly or not.
If the FIFO threshold enable bits FTE0 and FTE1 are set
to 1, the FIFO implements a programmable threshold
for the assertion of the RBF/TBE bits and the interrupt
line. In this mode, the internal FIFO length is forced to 8
bytes, and FL[2:0] (the programmable FIFO length bits)
determines the threshold value.
Characters are accumulated in the FIFO without setting
the RBF/TBE bits until the FIFO depth is greater than
the threshold value. As long as the used depth is
greater than the FL[2:0] value, the RBF/TBE bits (USR
and MSR) are set and the interrupt pin is asserted.
Reading the FIFO to a level less than or equal to the
threshold value resets the RBF/TBE bit and deasserts
the interrupt line.
Writing a zero or eight into the FL bits while the pro-
grammable threshold mode is enabled causes the
FIFO to behave as it does in nonprogrammable thresh-
old mode.
If the programmable FIFO depth is at its maximum (8
characters), the RBF/TBE bit is set when the eighth
character is received and written into the FIFO. If anoth-
er character is received while the FIFO is full, the over-
flow (OVR) status is set, and the new character
overwrites the previously received character.
If the programmable FIFO depth is set to zero, the
receipt of a single character sets RBF/TBE. Receiving
another character in this state sets the OVR bit and
overwrites the character.
The FIFO empty status bit (FE) operates as before. The
programmable threshold feature functions the same in
T = 0 and T = 1 modes.
Early Answer (EA)
If a start bit is detected on the I/O line during the ATR
between clock cycles 200–368 when the RSTx pin is
low and during the first 368 clock cycles after the RSTx
is high, it is recognized as an early answer (EA), and
the EA bit is set in the USR.EA register. When the EA bit
is set, INT is asserted.
During the early answer detection period, 46 clock
cycles sampling periods should be used to detect the
start bit and there is an undetected (uncertainty) period
of 32 clock cycles at the end for both cases (between
clock cycles 200–368 when the RSTx pin is low, and
the first 368 clock cycles after RSTx is high). Table 6
summarizes the status of the early answer bit. The
answer on the I/O line begins between 400 and 40,000
clock cycles after the rising edge of the RSTx signal.
Development and Technical
Support
The DS8007 evaluation kit (EV kit) is available to assist in
the development of designs using the DS8007/DS8007A
multiprotocol smart card interface. The EV kit can be
purchased directly from Maxim.
For technical support, go to https://support.maxim-
ic.com/micro.
WHEN START BIT
IS ASSERTED
EA BIT
STATUS
CHARACTER
RECEIVED
Between 0 and 200 clock
cycles when RSTx = low
0
No
Between 200 and 368 clock
cycles when RSTx = low
1
Yes
Between 368 and 400 clock
cycles when RSTx = low
0
Yes
Within the first 368 clock
cycles after RSTx = high
1
Yes
Between 368 and 400 clock
cycles after RSTx = high
0
Yes
Table 6. Early Answer Detection
相關PDF資料 |
PDF描述 |
|---|---|
| DS8023-RRX+ | IC INTERFACE SMART CARD 28-SOIC |
| DS80C310-ECG | IC MCU HI SPEED 25MHZ 44-TQFP |
| DS80C320-ECL/T&R | IC MCU HI SPEED 33MHZ 44-TQFP |
| DS80C390-FNR | IC MPU CAN DUAL HS IND 64-LQFP |
| DS80C400-FNY | IC MCU 75MHZ 16MB HP 100-LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS8007A-EAG+ | 功能描述:接口 - 專用 Multiprotocol Dual Smart Card Interface RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| DS8007A-EAG+T | 功能描述:接口 - 專用 Multiprotocol Dual Smart Card Interface RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| DS8007-ENG | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Multiprotocol Dual Smart Card Interface |
| DS8007-ENG+ | 功能描述:接口 - 專用 Multiprotocol Dual Smart Card Interface RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| DS8007-KIT | 功能描述:界面開發(fā)工具 DS8007 Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。