
Page xxx of xxxii
R01UH0025EJ0300 Rev. 3.00
Sep 24, 2010
27.2
Register Descriptions ...................................................................................................... 1129
27.2.1
Standby Control Register (STBCR)................................................................ 1130
27.2.2
Standby Control Register 2 (STBCR2)........................................................... 1131
27.2.3
Standby Control Register 3 (STBCR3)........................................................... 1133
27.2.4
Standby Control Register 4 (STBCR4)........................................................... 1134
27.2.5
Standby Control Register 5 (STBCR5)........................................................... 1136
27.2.6
System Control Register 1 (SYSCR1) ............................................................ 1138
27.2.7
System Control Register 2 (SYSCR2) ............................................................ 1139
27.2.8
RAM Retaining Area Specifying Register (RAMKP) .................................... 1140
27.2.9
Deep Standby Oscillation Settling Clock Select Register (DSCNT) .............. 1141
27.2.10
Deep Standby Cancel Source Flag Register (DSFR) ...................................... 1142
27.3
Operation ........................................................................................................................ 1144
27.3.1
Sleep Mode ..................................................................................................... 1144
27.3.2
Software Standby Mode.................................................................................. 1145
27.3.3
Software Standby Mode Application Example............................................... 1147
27.3.4
Deep Standby Mode........................................................................................ 1148
27.3.5
Module Standby Function............................................................................... 1153
27.4
Usage Note...................................................................................................................... 1153
27.4.1
Note on Setting Registers................................................................................ 1153
27.4.2
Note on Canceling Standby Mode when an External Clock is being Input .... 1153
Section 28 User Debugging Interface (H-UDI)............................................... 1155
28.1
Features........................................................................................................................... 1155
28.2
Input/Output Pins............................................................................................................ 1156
28.3
Register Descriptions ...................................................................................................... 1157
28.3.1
Bypass Register (SDBPR) .............................................................................. 1157
28.3.2
Instruction Register (SDIR) ............................................................................ 1158
28.4
Operation ........................................................................................................................ 1159
28.4.1
TAP Controller ............................................................................................... 1159
28.4.2
Reset Types..................................................................................................... 1160
28.4.3
UDTDO Output Timing.................................................................................. 1160
28.4.4
H-UDI Reset ................................................................................................... 1161
28.4.5
H-UDI Interrupt .............................................................................................. 1161
28.5
Usage Notes .................................................................................................................... 1162
Section 29 Advanced User Debugger II (AUD-II).......................................... 1163
29.1
Features........................................................................................................................... 1163
29.2
Input/Output Pins............................................................................................................ 1163
29.3
RAM Monitor Mode....................................................................................................... 1165
29.3.1
Communication Protocol ................................................................................ 1165