- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄3772 > DS4520E+ (Maxim Integrated Products)IC I/O EXPANDER I2C 9B 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS4520E+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 9/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC I/O EXPANDER I2C 9B 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 接口： | I²C |
| 輸入/輸出數(shù)： | 9 |
| 中斷輸出： | 無(wú) |
| 頻率 - 時(shí)鐘： | 400kHz |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 包括： | EEPROM |
DS4520
9-Bit I2C Nonvolatile
I/O Expander Plus Memory
8
_____________________________________________________________________
Bit Read: At the end a write operation, the master must
release the SDA bus line for the proper amount of setup
time before the next rising edge of SCL during a bit
read (see Figure 2). The device shifts out each bit of
data on SDA at the falling edge of the previous SCL
pulse and the data bit is valid at the rising edge of the
current SCL pulse. Remember that the master gener-
ates all SCL clock pulses including when it is reading
bits from the slave.
Acknowledgement (ACK and NACK): An acknowledge-
ment (ACK) or not acknowledge (NACK) is always the 9th
bit transmitted during a byte transfer. The device receiving
data (the master during a read or the slave during a write
operation) performs an ACK by transmitting a zero during
the 9th bit. A device performs a NACK by transmitting a
one during the 9th bit. Timing (Figure 2) for the ACK and
NACK is identical to all other bit writes. An ACK is the
acknowledgement that the device is properly receiving
data. A NACK is used to terminate a read sequence or as
an indication that the device is not receiving data.
Byte Write: A byte write consists of 8 bits of informa-
tion transferred from the master to the slave (most sig-
nificant bit first) plus a 1-bit acknowledgement from the
slave to the master. The 8 bits transmitted by the mas-
ter are done according to the bit write definition and the
acknowledgement is read using the bit read definition.
Byte Read: A byte read is an 8-bit information transfer
from the slave to the master plus a 1-bit ACK or NACK
from the master to the slave. The 8 bits of information
that are transferred (most significant bit first) from the
slave to the master are read by the master using the bit
read definition above, and the master transmits an ACK
using the bit write definition to receive additional data
bytes. The master must NACK the last byte read to ter-
minated communication so the slave returns control of
SDA to the master.
Slave Address Byte: Each slave on the I2C bus
responds to a slave address byte sent immediately fol-
lowing a start condition. The slave address byte con-
tains the slave address in the most significant 7 bits
and the R/W bit in the least significant bit.
The DS4520’s slave address is determined by the state
of the A0, A1, and A2 address pins as shown in Figure
1. Address pins connected to GND result in a ‘0’ in the
corresponding bit position in the slave address.
Conversely, address pins connected to VCC result in a
‘1’ in the corresponding bit positions.
When the R/W bit is 0 (such as in A0h), the master is
indicating it will write data to the slave. If R/W = 1, (A1h
in this case), the master is indicating it will read from
the slave.
SDA
SCL
tHD:STA
tLOW
tHIGH
tR
tF
tBUF
tHD:DAT
tSU:DAT
REPEATED
START
tSU:STA
tHD:STA
tSU:STO
tSP
STOP
START
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN)
Figure 2. I2C Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX7315AEE+ | IC I/O EXPANDER I2C 8B 16QSOP |
| MAX7315AUE+ | IC I/O EXPANDER I2C 8B 16TSSOP |
| MCP23S08T-E/SO | IC I/O EXPANDER SPI 8B 18SOIC |
| 346-220-058 | CARD GUIDE OFFSET |
| ATTINY44V-10MUR | MCU AVR 4KB FLASH 10MHZ 20-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS4520E/T&R | 制造商:DALLAS/MAXIM 功能描述: |
| DS4520E+ | 功能描述:接口-I/O擴(kuò)展器 9-Bit I2C NV I/O Expander Plus Memory RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| DS4520E+TRL | 功能描述:接口-I/O擴(kuò)展器 9-Bit I2C NV I/O Expander Plus Memory RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
| DS4520E-TRL | 制造商:Maxim Integrated Products 功能描述:I2C NONVOLATILE I/O EXPANDER PLUS MEMORY 16TSSOP - Tape and Reel |
| DS4520E-W | 功能描述:接口-I/O擴(kuò)展器 9-Bit I2C NV I/O Expander Plus Memory RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。