- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8542 > DS4422N+T&R (Maxim Integrated Products)IC DAC 7BIT 2CH 5.5V 14-TDFN PDF資料下載
參數(shù)資料
| 型號： | DS4422N+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 7BIT 2CH 5.5V 14-TDFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 位數(shù)： | 7 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-WFDFN 裸露焊盤 |
| 供應商設備封裝： | 14-TDFN-EP（3x3） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | * |
DS4422/DS4424
Two-/Four-Channel, I2C, 7-Bit Sink/Source
Current DAC
8
_______________________________________________________________________________________
NACK by transmitting a one during the ninth bit. Timing
for the ACK and NACK is identical to all other bit writes
(Figure 2). An ACK is the acknowledgment that the
device is properly receiving data. A NACK is used to
terminate a read sequence or as an indication that the
device is not receiving data.
Byte Write: A byte write consists of 8 bits of information
transferred from the master to the slave (most significant
bit first) plus a 1-bit acknowledgement from the slave to
the master. The 8 bits transmitted by the master are
done according to the bit-write definition, and the
acknowledgement is read using the bit-read definition.
Byte Read: A byte read is an 8-bit information transfer
from the slave to the master plus a 1-bit ACK or NACK
from the master to the slave. The 8 bits of information
that are transferred (most significant bit first) from the
slave to the master are read by the master using the
bit-read definition above, and the master transmits an
ACK using the bit write definition to receive additional
data bytes. The master must NACK the last byte read to
terminated communication so the slave will return con-
trol of SDA to the master.
Slave Address Byte: Each slave on the I2C bus
responds to a slave address byte sent immediately fol-
lowing a START condition. The slave address byte con-
tains the slave address in the most significant 7 bits
and the R/W bit in the least significant bit. The
DS4422/DS4424 slave address is determined by the
state of the A0 and A1 address pins. Table 1 describes
the addresses corresponding to the state of A0 and A1.
When the R/W bit is 0 (such as in A0h), the master is
indicating that it will write data to the slave. If R/W = 1
(A1h in this case), the master is indicating that it wants
to read from the slave. If an incorrect slave address is
written, the DS4422/DS4424 assume the master is com-
municating with another I2C device and ignore the
communication until the next START condition is sent.
Memory Address: During an I2C write operation, the
master must transmit a memory address to identify the
memory location where the slave is to store the data.
The memory address is always the second byte trans-
mitted during a write operation following the slave
address byte.
I2C Communication
Writing to a Slave: The master must generate a START
condition, write the slave address byte (R/W = 0), write
the memory address, write the byte of data, and gener-
ate a STOP condition. Remember that the master must
read the slave’s acknowledgement during all byte-write
operations.
Reading from a Slave: To read from the slave, the
master generates a START condition, writes the slave
address byte with R/W = 1, reads the data byte with a
NACK to indicate the end of the transfer, and generates
a STOP condition.
Figure 2. I2C Communication Examples
SLAVE
ADDRESS*
START
A1
A0
1
0
R/W
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
MSB
LSB
MSB
LSB
MSB
LSB
b7
b6
b5
b4
b3
b2
b1
b0
READ/
WRITE
REGISTER/MEMORY ADDRESS
b7
b6
b5
b4
b3
b2
b1
b0
DATA
STOP
SINGLE BYTE WRITE
-WRITE REGISTER
F9h TO 00h
SINGLE BYTE READ
-READ REGISTER F8h
START
REPEATED
START
21h
MASTER
NACK
STOP
0 0100000
11111 000
F8h
00100 001
0 0100000
11111 001
20h
F9h
STOP
DATA
EXAMPLE I2C TRANSACTIONS (WHEN A0 AND A1 ARE GROUNDED)
TYPICAL I2C WRITE TRANSACTION
*THE SLAVE ADDRESS IS DETERMINED BY ADDRESS PINS A0 AND A1.
00 000 000
20h
A)
B)
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
SLAVE
ACK
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J1V-MW-S | CONVERTER MOD DC/DC 5.8V 100W |
| DS4422N+ | IC DAC 7BIT 2CH 5.5V 14-TDFN |
| VE-J10-MW-S | CONVERTER MOD DC/DC 5V 100W |
| VE-JTL-MW-S | CONVERTER MOD DC/DC 28V 100W |
| DS4402N+T&R | IC DAC 2CH I2C ADJ 14-TDFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS4424 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Two-/Four-Channel, I2C, 7-Bit Sink/Source Current DAC |
| DS4424N+ | 功能描述:數(shù)模轉換器- DAC 4Ch I2C 7-Bit Sink-Source RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS4424N+T&R | 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:DAC QUAD 7-BIT TDFN EP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC DAC 7BIT 4CH 5.5V 14-TDFN |
| DS4424N+T&R | 功能描述:數(shù)模轉換器- DAC 4Ch I2C 7-Bit Sink-Source RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DS4424N+TR | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Two-/Four-Channel, I2C, 7-Bit Sink/Source Current DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。