- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97869 > DS3150Q (DALLAS SEMICONDUCTOR) DATACOM, PCM TRANSCEIVER, PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3150Q |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Interface |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 4/22頁(yè) |
| 文件大?。?/td> | 228K |
| 代理商： | DS3150Q |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
DS3150
12 of 22
SIGNAL DESCRIPTIONS Table 2A (cont.)
Signal
Name
I/O
Description
PRBS
O3
PRBS Detector. This signal reports the status of the PRBS Detector. The PRBS
detector will constantly search for either a 215 – 1 (T3 or STS-1) or 223 – 1 (E3)
psuedo random bit sequence. This signal will remain high when the PRBS detector is
out of synchronization. When the PRBS detector syncs to the PRBS, this signal will
go low and will create a high pulse (synchronous with RCLK) for each bit error
detected. See Figures 1F and 1G for more details. If EFE = 0, then this signal is tri-
stated. This signal is not bonded out in the PLCC package.
RCLK
O
Receive Clock. The recovered clock is output at this pin. When the DS3150
experiences a Loss Of Signal (LOS* = 0), the clock applied at MCLK (or TCLK if
MCLK is high/floating or the internal oscillator if MCLK is tied low) appears at this
signal. The recovered data is updated at the RPOS/RNRZ and RNEG/RLCV outputs
on either the falling edge of RCLK (ICE = 0 or 1) or the rising edge of RCLK (ICE =
FLOAT).
RMON
I3
Receive Monitor Mode. This input determines whether or not a 20 dB flat gain will
be applied to the incoming signal before it is fed to the receive equalizer. This mode
is invoked when the device is being used to monitor signals that have been resistively
attenuated by a monitor jack. In this mode, the maximum input signal allowed at
RX+ and RX– is reduced by 20 dB. This input also controls the jitter attenuator. See
Table 2C.
0 = disable the 20 dB gain, disable RX jitter attenuation
1 = enable the 20 dB gain, disable RX jitter attenuation
Float = disable the 20 dB gain, enable RX jitter attenuation
RNEG/
RLCV
O
Receive Negative Data or Receive Line Code Violation. When the B3ZS/HBD3
encoder/decoder is disabled (ZCSE* = 1), RNEG indicates reception of a negative
AMI pulse. When the B3ZS/HDB3 encoder/decoder is enabled (ZCSE* = 0), the
NRZ data stream will be output on RNRZ while RLCV is pulsed high whenever the
decoder sees a bipolar violation that is not part of a valid B3ZS/HDB3 codeword or a
zero that results in an excessive zero occurrence. This signal will be updated either on
the rising edge of RCLK (ICE = Float) or the falling edge of RCLK (ICE = 0 or 1).
RPOS/
RNRZ
O
Receive Positive or Receive NRZ Data. When the B3ZS/HBD3 encoder/decoder is
disabled (ZCSE* = 1), this signal indicates reception of a positive AMI pulse. When
the B3ZS/HDB3 encoder/decoder is enabled (ZCSE* = 0), this signal will contain the
recovered NRZ data stream. This signal will be updated either on the rising edge of
RCLK (ICE = Float) or the falling edge of RCLK (ICE = 0 or 1).
RX+
RX–
I
Receive Analog Inputs. These differential AMI inputs are coupled to the T3, STS-1,
or E3 75
coax line via a 1:2 step-up transformer. See Figure 1B for details.
TCLK
I
Transmit Clock. A T3 (44.736 MHz
± 20 ppm), E3 (34.368 MHz ± 20 ppm) or
STS-1 (51.840
± 20 ppm) clock should be applied at this signal. Data to be
transmitted will be clocked into the device at TPOS/TNRZ and TNEG either on a
rising edge of TCLK (ICE = 0) or falling edge of TCLK (ICE = 1 or FLOAT). The
duty cycle on TCLK is not restricted as long it meets the high and low times listed in
Section 3.
TDS0
I
Transmit Data Select Bit 0. If EFE = 1, this signal and signals TDS1 and TESS
select the source of the transmit data (see Table 2B). If EFE = 0, this signal is
ignored.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
| DS5000FP-12 | 8-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
| DS5000FP-16 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| DS5000T-32-16 | 8-BIT, 16 MHz, MICROCONTROLLER, DIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3150Q+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150Q+T&R | 制造商:Maxim Integrated Products 功能描述:T3/E3/STS-1 LIU 28P PLCC T/R LF - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC LIU DS3/E3/STS-1 28-PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs 3.3V DS3/E3/STS-1 Line Interface Unit |
| DS3150Q+T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150QC1+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150QN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。