
DS26401 Octal T1/E1/J1 Framer
4
11.13
11.14
E
LASTIC
S
TORE
D
ELAY
A
FTER
I
NITIALIZATION
........................................................................................................236
11.15
F
RACTIONAL
E1 S
UPPORT
(G
APPED
C
LOCK
M
ODE
).................................................................................239
11.16
A
DDITIONAL
(S
A
)
AND
I
NTERNATIONAL
(S
I
) B
IT
O
PERATION
(E1 M
ODE
)....................................................240
11.17
T
RANSMIT
HDLC C
ONTROLLER
...............................................................................................................247
11.18
HDLC T
RANSMIT
E
XAMPLE
.....................................................................................................................255
11.19
I
NTERLEAVED
PCM B
US
O
PERATION
(IBO).............................................................................................256
11.20
I
NTERFACING THE
E1 T
RANSMITTER TO THE
BERT..................................................................................258
11.21
E1 T
RANSMIT
S
YNCHRONIZER
.................................................................................................................260
E1 T
RANSMIT
C
HANNEL
B
LOCKING
R
EGISTERS
.......................................................................................234
E1 T
RANSMIT
E
LASTIC
S
TORES
O
PERATION
............................................................................................235
12.
BERT........................................................................................................................................262
12.1
BERT R
EGISTERS
..................................................................................................................................262
12.2
BERT D
ESCRIPTION AND
O
PERATION
.....................................................................................................263
12.3
P
ATTERN
G
ENERATION
...........................................................................................................................264
12.4
P
ATTERN
S
YNCHRONIZATION
...................................................................................................................265
12.5
BER C
ALCULATION
.................................................................................................................................265
12.6
E
RROR
G
ENERATION
..............................................................................................................................265
12.7
BERT C
ONTROL
R
EGISTERS
..................................................................................................................267
12.8
BERT S
TATUS
R
EGISTER
.......................................................................................................................271
12.9
P
SEUDORANDOM
P
ATTERN
R
EGISTERS
...................................................................................................272
12.10
C
OUNT
R
EGISTERS
.................................................................................................................................274
12.11
RAM A
CCESS
.........................................................................................................................................275
13.
FUNCTIONAL TIMING.............................................................................................................276
13.1
D
ELAYS
..................................................................................................................................................276
13.2
T1 R
ECEIVER
F
UNCTIONAL
T
IMING
D
IAGRAMS
.........................................................................................277
13.3
T1 T
RANSMITTER
F
UNCTIONAL
T
IMING
D
IAGRAMS
...................................................................................282
13.4
E1 R
ECEIVER
F
UNCTIONAL
T
IMING
D
IAGRAMS
.........................................................................................286
13.5
E1 T
RANSMITTER
F
UNCTIONAL
T
IMING
D
IAGRAMS
...................................................................................288
14.
OPERATING PARAMETERS...................................................................................................291
15.
TIMING.....................................................................................................................................292
15.1
M
ICROPROCESSOR
B
US
AC C
HARACTERISTICS
.......................................................................................292
15.2
R
ECEIVER
AC C
HARACTERISTICS
............................................................................................................295
15.3
T
RANSMIT
AC C
HARACTERISTICS
............................................................................................................298
15.4
JTAG I
NTERFACE
T
IMING
.......................................................................................................................301
15.5
S
YSTEM
C
LOCK
AC C
HARACTERISTICS
...................................................................................................301
16.
JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT...............................302
16.1
TAP C
ONTROLLER
S
TATE
M
ACHINE
........................................................................................................303
16.2
I
NSTRUCTION
R
EGISTER
..........................................................................................................................306
16.3
T
EST
R
EGISTERS
....................................................................................................................................307
17.
PACKAGE INFORMATION......................................................................................................308
18.
THERMAL INFORMATION ......................................................................................................309
19.
REVISION HISTORY................................................................................................................309