參數(shù)資料
型號： DS2172T
廠商： Maxim Integrated Products
文件頁數(shù)： 17/22頁
文件大?。?/td> 0K
描述： IC TESTER BIT ERROR RATE 32-TQFP
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
產(chǎn)品變化通告： Product Discontinuation 20/Feb/2012
標準包裝： 250
功能： 位誤碼率測試器（BERT）
接口： T1
電路數(shù)： 1
電源電壓： 4.5 V ~ 5.5 V
電流 - 電源： 10mA
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 32-TQFP
供應商設備封裝： 32-TQFP（7x7）
包裝： 托盤
包括： 錯誤計數(shù)器，樣式發(fā)生器和檢測器
DS2172
4 of 22
DETAILED PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
DESCRIPTION
1TL
I
Transmit Load. A positive-going edge loads the pattern generator with
the contents of the Pattern Set Registers. The MSB of the repetitive or
pseudorandom pattern appears at TDATA after the third positive edge of
TCLK from asserting TL. TL is logically OR’ed with PCR.7 and should
be tied to VSS if not used. See Figure 8 for timing information.
2
AD0
I/O
Data Bus. An 8-bit multiplexed address/data bus.
3
AD1
I/O
Data Bus. An 8-bit multiplexed address/data bus.
4
TEST
I
Test. Set high to 3-state all output pins ( INT , ADx, TDATA, RLOS).
Should be tied to VSS to enable all outputs.
5VSS
-
Signal Ground. 0.0V. Should be tied to local ground plane.
6
AD2
I/O
Data Bus. An 8-bit multiplexed address/data bus.
7
AD3
I/O
Data Bus. An 8-bit multiplexed address/data bus.
8
AD4
I/O
Data Bus. An 8-bit multiplexed address/data bus.
9
AD5
I/O
Data Bus. An 8-bit multiplexed address/data bus.
10
AD6
I/O
Data Bus. An 8-bit multiplexed address/data bus.
11
AD7
I/O
Data Bus. An 8-bit multiplexed address/data bus.
12
VSS
-
Signal Ground. 0.0V. Should be tied to local ground plane.
13
VDD
-
Positive Supply. 5.0V.
14
BTS
I
Bus Type Select. Strap high to select Motorola bus timing; strap low to
select Intel bus timing. This pin controls the function of the RD (DS),
ALE(AS), and WR (R/ W ) pins. If BTS = 1, then these pins assume the
function listed in parenthesis ().
15
RD
(DS)
I
Read Input (Data Strobe).
16
CS
I
Chip Select. Must be low to read or write the port.
17
ALE(AS)
I
Address Latch Enable (Address Strobe). A positive going edge serves
to demultiplex the bus.
18
WR
(R/ W )
I
Write Input (Read/Write).
19
INT
O
Alarm Interrupt. Flags host controller during conditions defined in
Status Register. Active low, open drain output.
20
VDD
-
Positive Supply. 5.0V.
21
VSS
-
Signal Ground. 0.0V. Should be tied to local ground plane.
22
LC
I
Load Count. A positive-going edge latches the current bit and bit error
count into the user accessible BCR and BECR registers and clears the
internal count registers. LC is logically OR’ed with control bit PCR.4.
Should be tied to VSS if not used.
23
RLOS
O
Receive Loss Of Sync. Indicates the real time status of the receive
synchronizer. Active high output.
相關PDF資料
PDF描述
VI-B5P-IY-F3 CONVERTER MOD DC/DC 13.8V 50W
MC9S08DZ48ACLF IC MCU 48K FLASH 3K RAM 48-LQFP
DS21352LN IC TXRX T1 1-CHIP 3.3V 100-LQFP
S9S08DZ32F1CLH MCU 32K FLASH AUTO 64-LQFP
S9S08DZ32F1MLC MCU 32K FLASH MASK AUTO 32-LQFP
相關代理商/技術(shù)參數(shù)
參數(shù)描述
DS2172T/T&R 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:IC TESTER BIT ERROR RATE 32-TQFP 制造商:Maxim Integrated Products 功能描述:Telecom ICs Bit Error Rate Tester (BERT)
DS2172T/T&R+ 制造商:Maxim Integrated Products 功能描述:BERT 32P TQFP T&R LEAD FREE - Tape and Reel
DS2172T/T&R 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS2172T+ 功能描述:電信集成電路 Bit Error Rate Tester (BERT) RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS2172T+T&R 制造商:Maxim Integrated Products 功能描述:BIT ERROR RATE TESTER 32TQFP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TESTER BIT ERROR RATE 32-TQFP 制造商:Maxim Integrated Products 功能描述:Telecom ICs Bit Error Rate Tester (BERT)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*