參數(shù)資料
型號(hào): DS2165QN+
廠商: Maxim Integrated Products
文件頁數(shù): 11/17頁
文件大?。?/td> 0K
描述: IC PROC ADPCM 16/24/32K 28-PLCC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 37
類型: ADPCM 處理器
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 管件
產(chǎn)品目錄頁面: 1429 (CN2011-ZH PDF)
DS2165Q
3 of 17
CONTROL REGISTER
The control register establishes idle, algorithm reset, bypass, data format, and channel coding for the
selected channel.
The X-side and Y-side PCM interfaces can be independently disabled (output tri-stated) by IPD. When
IPD is set for both channels, the device enters a low-power standby mode. In this mode, the serial port
must not be operated faster than 39kHz.
ALRST resets the algorithm coefficients for the selected channel to their initial values. ALRST is cleared
by the device when the algorithm reset is complete.
Table 1. PIN DESCRIPTION
PIN
SYMBOL
TYPE
FUNCTION
2
RST
I
Reset. A high-low-high transition resets the algorithm. The device should be
reset on power-up and when changing to or from the hardware mode.
3
4
TM0
TM1
I
Test Modes 0 and 1. Connect to VSS for normal operation.
6
7
8
9
10
11
A0
A1
A2
A3
A4
A5
I
Address Select. A0 = LSB, A5 = MSB. Must match address/command word
to enable the serial port.
12
SPS
I
Serial Port Select. Connect to VDD to select the serial port; connect to VSS to
select the hardware mode.
13
MCLK
I
Master Clock. 10MHz clock for the ADPCM processing engine; may be
asynchronous to SCLK, CLKX, and CLKY.
14
VSS
Signal Ground. 0V
16
XIN
I
X Data In. Sampled on falling edge of CLKX during selected time slots.
17
CLKX
I
X Data Clock. Data clock for the X-side PCM interface; must be
synchronous with FSX.
18
FSX
I
X Frame Sync. 8kHz frame sync for the X-side PCM interface.
20
XOUT
O
X Data Output. Updated on rising edge of CLKX during selected time slots.
21
SCLK
I
Serial Data Clock. Used to write to the serial port registers.
22
SDI
I
Serial Data In. Data for on-board control registers; sampled on the rising
edge of SCLK. LSB sent first.
23
CS
I
Chip Select. Must be low to write to the serial port.
24
YOUT
O
Y Data Output. Updated on rising edge of CLKY during selected time slots.
25
FSY
I
Y Frame Sync. 8kHz frame sync for the Y-side PCM interface.
26
CLKY
I
Y Data Clock. Data clock for the Y-side PCM interface; must be
synchronous with FSY.
27
YIN
I
Y Data In. Sampled on falling edge of CLKY during selected time slots.
28
VDD
Positive Supply. 5.0V (3.0V for DS2165QL)
相關(guān)PDF資料
PDF描述
24292-31PG-300 CONN RCPT 31POS PNL MNT PIN
CXS3102A1812S CONN RCPT 6POS PNL MNT SKT
FSA221MUX IC SWITCH AUD USB DPDT 10-MSOP
CXS3102A184S CONN RCPT 4POS PNL MNT SKT
EN3P13M26X CONN RCPT 13POS MALE PANEL #26
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2165QN/T&R 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 16/24/32KBS IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC ADPCM PROCESSOR PLCC 制造商:Maxim Integrated Products 功能描述:Audio DSPs 16/24/32kbps ADPCM Processor
DS2165QN/T&R+ 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR PLCC IND T&R LF - Tape and Reel
DS2165QN/T&R 功能描述:音頻 DSP 16/24/32kbps ADPCM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
DS2165QN+ 功能描述:音頻 DSP 16/24/32kbps ADPCM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
DS2165QN+T&R 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 28PLCC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC PROC ADPCM 16/24/32K 28-PLCC 制造商:Maxim Integrated Products 功能描述:Audio DSPs 16/24/32kbps ADPCM Processor