參數(shù)資料
型號(hào): DS2148TN+
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 38/73頁(yè)
文件大?。?/td> 0K
描述: IC LIU E1/T1/J1 5V 44-TQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 160
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 1/1
規(guī)程: T1/E1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤(pán)
產(chǎn)品目錄頁(yè)面: 1429 (CN2011-ZH PDF)
DS2148/DS21Q48
43 of 73
RDNCD2 (10H): RECEIVE DOWN CODE DEFINITION REGISTER 2
(MSB)
(LSB)
C15
C14
C13
C12
C11
C10
C9
C8
SYMBOL
POSITION
DESCRIPTION
C15
RDNCD2.7
Receive Down Code Definition Bit 15
C14
RDNCD2.6
Receive Down Code Definition Bit 14
C13
RDNCD2.5
Receive Down Code Definition Bit 13
C12
RDNCD2.4
Receive Down Code Definition Bit 12
C11
RDNCD2.3
Receive Down Code Definition Bit 11
C10
RDNCD2.2
Receive Down Code Definition Bit 10
C9
RDNCD2.1
Receive Down Code Definition Bit 9
C8
RDNCD2.0
Receive Down Code Definition Bit 8
6.2 Loopbacks
6.2.1 Remote Loopback (RLB)
When RLB (CCR6.6) is enabled, the DS2148 is placed into remote loopback. In this loopback, data from
the clock/data recovery state machine will be looped back to the transmit path passing through the jitter
attenuator if it is enabled. The data at the RPOS and RNEG pins will be valid while data presented at
TPOS and TNEG will be ignored (Figure 1-1).
If the Automatic Remote Loopback Enable (CCR6.5) is set to a one, the DS2148 will automatically go
into remote loopback when it detects the loop up code programmed in the Receive Up Code Definition
Registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds. When the DS2148 detects the loop
down code programmed in the Receive Loop Down Code Definition registers (RDNCD1 and RDNCD2)
for a minimum of 5 seconds, the DS2148 will come out of remote loopback. Setting ARLBE to a zero
also can disable the ARLB.
6.2.2 Local Loopback (LLB)
When LLB (CCR6.7) is set to a one, the DS2148 is placed into local loopback. In this loopback, data on
the transmit-side will continue to be transmitted as normal. TCLK and TPOS/TNEG will pass through the
jitter attenuator (if enabled) and be output at RCLK and RPOS/RNEG. Incoming data from the line at
RTIP and RRING will be ignored. If Transmit Unframed All Ones (CCR3.7) is set to a one while in LLB,
TTIP and TRING will transmit all ones while TCLK and TPOS/TNEG will be looped back to RCLK and
RPOS/RNEG (Figure 1-1).
相關(guān)PDF資料
PDF描述
VI-J0V-MY-F3 CONVERTER MOD DC/DC 5.8V 50W
DS3150T+ LIU DS3/E3/STS-1 48-TQFP
HR25-7R-4P CONN RECEPT 4POS MALE PANEL MT
MAX3161EAG+ IC TXRX RS232/RS485/RS422 24SSOP
ADS62C17IRGCT IC ADC 11BIT DUAL 200MSPS 64VQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2148TN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TNB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TNC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TN-W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2149 制造商:未知廠家 制造商全稱:未知廠家 功能描述:5V T1/J1 Line Interface Unit