- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10605 > DS2148T+ (Maxim Integrated Products)IC LIU E1/T1/J1 5V 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | DS2148T+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/73頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1/T1/J1 5V 44-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | T1/E1/J1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1429 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
DS2148/DS21Q48
15 of 73
Table 2-5. Pin Descriptions in Serial Port Mode (Sorted by Pin Name,
DS2148T)
NAME
PIN
I/O
FUNCTION
BIS0/BIS1
32/33
I
Bus Interface Select Bits 0 & 1. Used to select bus interface option. See
Table 2-1 for details.
BPCLK
31
O
Backplane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz
clock output that is referenced to RCLK selectable via CCR5.7 and
CCR5.6. In hardware mode, defaults to 16.384MHz output.
CS
1
I
Active-Low Chip Select. Must be low to read or write to the device.
HRST
29
I
Hardware Reset. Bringing
HRST low will reset the DS2148 setting all
control bits to their default state of all zeros.
ICES
8
I
Input Clock Edge Select. Selects whether the serial port data input (SDI)
is sampled on rising (ICES =0) or falling edge (ICES = 1) of SCLK.
INT
23
O
Active-Low Interrupt. Flags host controller during conditions and change
of conditions defined in the Status Register. Active low, open drain output.
MCLK
30
I
Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is
applied at this pin. This clock is used internally for both clock/data
recovery and for jitter attenuation. Use of a T1 1.544MHz clock source is
optional. See Note 1 on clock accuracy at the end of this table.
NA
-
I
Not Assigned. Should be tied low.
OCES
9
I
Output Clock Edge Select. Selects whether the serial port data output
(SDO) is valid on the rising (OCES = 1) or falling edge (OCES = 0) of
SCLK.
PBEO
24
O
PRBS Bit Error Output. The receiver will constantly search for a 215-1
or a 220-1 PRBS depending on the ETS bit setting (CCR1.7). Remains
high if out of synchronization with the PRBS pattern. Goes low when
synchronized to the PRBS pattern. Any errors in the received pattern after
synchronization will cause a positive going pulse (with same period as E1
or T1 clock) synchronous with RCLK. PRBS bit errors can also be
reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.
RCLK
40
O
Receive Clock. Buffered recovered clock from the line. Synchronous to
MCLK in absence of signal at RTIP and RRING.
RCL/LOTC
25
O
Receive Carrier Loss/Loss of Transmit Clock. An output which will
toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high
if the TCLK pin has not been toggled for 5
s ± 2 s (CCR2.7 = 1).
CCR2.7 defaults to logic 0 when in hardware mode.
RNEG
39
O
Receive Negative Data. Updated on the rising edge (CCR2.0 = 0) or the
falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line
interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ
mode, data will be output on RPOS while a received error will cause a
positive-going pulse synchronous with RCLK at RNEG. See Section 6.4
for details.
RPOS
38
O
Receive Positive Data. Updated on the rising edge (CCR2.0 = 0) or the
falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line
interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ
mode, data will be output on RPOS while a received error will cause a
positive-going pulse synchronous with RCLK at RNEG. See Section 6.4
for details.
RTIP/RRING
27/28
I
Receive Tip and Ring. Analog inputs for clock recovery circuitry. These
pins connect via a 1:1 transformer to the line. See Section 5 for details.
SCLK
5
I
Serial Clock. Serial bus clock input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX3800UHJ+ | IC EQUALIZER DRVR 3.2GBPS 32TQFP |
| MAX235CPG+G36 | IC 5DVR/5RCVR RS232 5V 24-DIP |
| MAX205CPG+G36 | IC TXRX RS232 5V W/CAPS 24-DIP |
| MXL1543CAI+ | IC TXRX MULTIPROTOCOL 28-SSOP |
| 78P2351-IGT/F | LINE INTERFACE UNIT 100-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2148T+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2148TA2 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2148TB | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2148TC1 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2148TN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。