參數(shù)資料
型號: DS2148GN+
廠商: Maxim Integrated Products
文件頁數(shù): 27/73頁
文件大小: 0K
描述: IC LIU E1/T1/J1 3.3V/5V 49-BGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 416
類型: 線路接口裝置(LIU)
驅(qū)動器/接收器數(shù): 1/1
規(guī)程: T1/E1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 49-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 49-CSBGA(7x7)
包裝: 托盤
DS2148/DS21Q48
33 of 73
Table 4-5. Internal Rx Termination Select
RT1
(CCR5.1)
RT0
(CCR5.0)
INTERNAL RECEIVE
TERMINATION CONFIGURATION
0
Internal receive-side termination disabled
0
1
Internal receive-side 120
enabled
1
0
Internal receive-side 100
enabled
1
Internal receive-side 75
enabled
CCR6 (05H): COMMON CONTROL REGISTER 6
(MSB)
(LSB)
LLB
RLB
ARLBE
ALB
RJAB
ECRS2
ECRS1
ECRS0
SYMBOL
POSITION
DESCRIPTION
LLB
CCR6.7
Local Loopback. In Local Loopback (LLB), transmit data will be
looped back to the receive path passing through the jitter attenuator if it
is enabled. Data in the transmit path will act as normal. See Figure 1-1
and Section 6.2.2 for details.
0 = loopback disabled
1 = loopback enabled
RLB
CCR6.6
Remote Loopback. In Remote Loopback (RLB), data output from the
clock/data recovery circuitry will be looped back to the transmit path
passing through the jitter attenuator if it is enabled. Data in the receive
path will act as normal while data presented at TPOS and TNEG will be
ignored. See Figure 1-1 and Section 6.2.1 for details.
0 = loopback disabled
1 = loopback enabled
ARLBE
CCR6.5
Automatic Remote Loopback Enable and Reset. When this bit is set
high, the device will automatically go into remote loopback when it
detects loop-up code programmed into the receive loop-up code
definition registers (RUPCD1 and RUPCD2) for a minimum of 5
seconds and it will also set the RIR2.1 status bit. Once in a RLB state, it
will remain in this state until it has detected the loop code programmed
into the receive loop-down code definition registers (RDNCD1 and
RDNCD2) for a minimum of 5 seconds at which point it will force the
device out of RLB and clear RIR2.1. Toggling this bit from a 1 to a 0
can reset the automatic RLB circuitry. The action of the automatic
remote loopback circuitry is logically ORed with the RLB (CCR6.6)
control bit (i.e., either one can cause a RLB to occur).
ALB
CCR6.4
Analog Loopback. In analog loopback (ALB), signals at TTIP and
TRING will be internally connected to RTIP and RRING. The incoming
signals, from the line, at RTIP and RRING will be ignored. The signals
at TTIP and TRING will be transmitted as normal. See Figure 1-1 and
Section 6.2.3 for more details.
0 = loopback disabled
1 = loopback enabled
相關(guān)PDF資料
PDF描述
DS2148T IC LIU E1/T1/J1 5V 44-TQFP
DS2149Q+ IC LIU T1/J1 5V 28-PLCC
DS2151QN IC TXRX T1 1-CH 5V LP IND 44PLCC
DS2152L+ IC TXRX T1 1CHIP ENHNCD 100-LQFP
DS2153Q-A7+T&R IC TXRX E1 1-CHIP 5V 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2148GN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148GNB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148T 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148T+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2148TA2 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray