參數(shù)資料
型號: DS1807
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 數(shù)字電位計
英文描述: Addressable Dual Audio Taper Potentiometer(可尋址雙路音頻抽頭電位器)
中文描述: DUAL 45K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 65 POSITIONS, PDIP14
封裝: 0.300 INCH, DIP-14
文件頁數(shù): 9/20頁
文件大?。?/td> 298K
代理商: DS1807
AD9802
–9–
REV. 0
T he actual implementation of this loop is slightly more compli-
cated as shown in Figure 19. Because there are two separate
CDS blocks, two black level feedback loops are required and
two offset voltages are developed. Figure 19 also shows an addi-
tional PGA block in the feedback loop labeled “RPGA.” T he
RPGA uses the same control inputs as the PGA, but has the
inverse gain. T he RPGA functions to attenuate by the same
factor as the PGA amplifies, keeping the gain and bandwidth of
the loop constant.
T here exists an unavoidable mismatch in the two offset voltages
used to correct both CDS blocks. T his mismatch causes a slight
difference in the offset level for odd and even pixels, called
“pixel-to-pixel offset” (see Specifications). T he pixel-to-pixel
offset is an output referred specification, because the black level
correction is done using the output of the PGA.
PGA
ADC
IN
CLPOB
NEG REF
CONTROL
CDS1
RPGA2
INT2
CDS2
RPGA1
INT1
Figure 19.
Input Bias Level Clamping
T he buffered CCD output is connected to the AD9802 through
an external coupling capacitor. T he dc bias point for this cou-
pling capacitor is established during the clamping (CLPDM =
LOW) period using the “dummy clamp” loop shown in Figure
20. When closed around the CDS, this loop establishes the
desired dc bias point on the coupling capacitor.
BLACK
LEVEL CLP
CCD
INPUT
CLAMP
CLPDM
TO ADC
PGA
CDS
Figure 20.
Input Blanking
In some applications, the AD9802’s input may be exposed to
large signals from the CCD. T hese signals can be very large,
relative to the AD9802’s input range, and could thus saturate
on-chip circuit blocks. Recovery time from such saturation
conditions could be substantial.
T o avoid problems associated with processing these transients,
the AD9802 includes an input blanking function. When active
(PBLK = LOW) this function stops the CDS operation and
allows the user to disconnect the CDS inputs from the CCD
buffer.
If the input voltage exceeds the supply rail by more than 0.3V,
then protection diodes will be turned on, increasing current flow
into the AD9802 (see Equivalent Input Circuits). Such voltage
levels should be externally clamped to prevent device damage or
reliability degradation.
10-Bit Analog-to-Digital Converter (ADC)
T he ADC employs a multibit pipelined architecture that is
well suited for high throughput rates while being both area and
power efficient. T he multistep pipeline presents a low input
capacitance resulting in lower on-chip drive requirements. A
fully differential implementation was used to overcome head-
room constraints of the single +3 V power supply.
Direct ADC Input
T he analog processing circuitry may be bypassed in the
AD 9802. When AD C MOD E (Pin 41) is taken high, the
ADCIN pin provides a direct input to the SHA. T his feature
allows digitization of signals that do not require CDS and
gain adjustment. T he PGA output is disconnected from the
SHA when ADCMODE is taken high.
Differential Reference
T he AD9802 includes a 0.5 V reference based on a differential,
continuous-time bandgap cell. Use of an external bypass capaci-
tor reduces the reference drive requirements, thus lowering the
power dissipation. T he differential architecture was chosen for
its ability to reject supply and substrate noise. Recommended
decoupling shown in Figure 21.
VRT
REF
VRB
1
m
F
0.1
m
F
0.1
m
F
Figure 21.
Internal T iming
T he AD9802’s on-chip timing circuitry generates all clocks
necessary for operation of the CDS and ADC blocks. T he user
needs only to synchronize the SHP and SHD clocks with the
CCD waveform, as all other timing is handled internally. T he
ADCCLK signal is used to strobe the output data, and can be
adjusted to accommodate desired timing.
相關(guān)PDF資料
PDF描述
DS1809 Nonvolatile Digitally Controlled Potentiometer(非易失性數(shù)字電位器)
DS1825 Programmable Resolution 1-Wire Digital Thermometer With 4-Bit ID
DS1825U Programmable Resolution 1-Wire Digital Thermometer With 4-Bit ID
DS1825UTR Programmable Resolution 1-Wire Digital Thermometer With 4-Bit ID
DS1830 Programmable MicroMonitor(可編程微監(jiān)控器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1807+ 功能描述:數(shù)字電位計 IC Addressable Dual Audio Taper RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1807E 功能描述:數(shù)字電位計 IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1807E/T&R 功能描述:數(shù)字電位計 IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1807E+ 功能描述:數(shù)字電位計 IC Addressable Dual Audio Taper RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1807E+ 制造商:Maxim Integrated Products 功能描述:IC DIGITAL POT 45KOHM 64 DUA