- 您現在的位置：買賣IC網 > PDF目錄9329 > DS1743-70 (Maxim Integrated Products)IC RTC RAM Y2K 5V 70NS 28-EDIP PDF資料下載
參數資料
| 型號： | DS1743-70 |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 12/17頁 |
| 文件大小： | 0K |
| 描述： | IC RTC RAM Y2K 5V 70NS 28-EDIP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 12 |
| 類型： | 時鐘/日歷 |
| 特點： | 閏年，NVSRAM，Y2K |
| 存儲容量： | 8KB |
| 時間格式： | HH:MM:SS（24 小時） |
| 數據格式： | YY-MM-DD-dd |
| 接口： | 并聯(lián) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-DIP 模塊（0.600"，15.24mm） |
| 供應商設備封裝： | 28-EDIP |
| 包裝： | 管件 |
| 其它名稱： | DS174370 |
DS1743/DS1743P Y2K-Compliant, Nonvolatile Timekeeping RAMs
4 of 17
TIME AND DATE OPERATION
The time and date information is obtained by reading the appropriate register bytes. Table 2 shows the
RTC registers. The time and date are set or initialized by writing the appropriate register bytes. The
contents of the time and date registers are in the BCD format. The day-of-week register increments at
midnight. Values that correspond to the day of week are user-defined, but must be sequential (i.e., if 1
equals Sunday, then 2 equals Monday and so on). Illogical time and date entries result in undefined
operation.
CLOCK OPERATIONS-READING THE CLOCK
While the double-buffered register structure reduces the chance of reading incorrect data, internal updates
to the DS1743 clock registers should be halted before clock data is read to prevent reading of data in
transition. However, halting the internal clock register updating process does not affect clock accuracy.
Updating is halted when a 1 is written into the read bit, bit 6 of the century register (see Table 2). As long
as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count that
is day, date, and time that was current at the moment the halt command was issued. However, the internal
clock registers of the double-buffered system continue to update so that the clock accuracy is not affected
by the access of data. All the DS1743 registers are updated simultaneously after the internal clock register
updating process has been re-enabled. Updating is within a second after the read bit is written to 0.
The READ bit must be a zero for a minimum of 500s to ensure the external registers are updated.
相關PDF資料 |
PDF描述 |
|---|---|
| MCP4262T-502E/UN | IC RHEOSTAT 5K 2CH 10MSOP |
| MCP4261T-503E/ML | IC DGTL POT 50K 2CH 16QFN |
| VI-2NY-MX-F1 | CONVERTER MOD DC/DC 3.3V 49.5W |
| MS27474E16A35SA | CONN RCPT 55POS JAM NUT W/SCKT |
| MS3101F20-14S | CONN RCPT 5POS FREE HNG W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS1743-70+ | 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-85 | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK PARALLEL 8KBYTE 28PIN EDIP - Bulk |
| DS1743-85+ | 功能描述:實時時鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743-85IND+ | 功能描述:實時時鐘 Timekeeping NV RAM RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1743P | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Y2K-Compliant, Nonvolatile Timekeeping |
發(fā)布緊急采購，3分鐘左右您將得到回復。