- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358701 > DS1308 64 X 8 Serial Real Time Clock PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1308 |
| 英文描述： | 64 X 8 Serial Real Time Clock |
| 中文描述： | 64 × 8串行實(shí)時(shí)時(shí)鐘 |
| 文件頁(yè)數(shù)： | 6/14頁(yè) |
| 文件大?。?/td> | 225K |
| 代理商： | DS1308 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
DS1307/1308
6 of 14
Figures 5, 6, and 7 detail how data is transferred on the 2-wire bus.
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy:
Both data and clock lines remain HIGH.
Start data transfer:
A change in the state of the data line, from HIGH to LOW, while the clock is HIGH,
defines a START condition.
Stop data transfer:
A change in the state of the data line, from LOW to HIGH, while the clock line is
HIGH, defines the STOP condition.
Data valid:
The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited, and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit. Within the 2-wire bus specifications a regular mode (100 kHz clock rate) and a fast mode
(400 kHz clock rate) are defined. The DS1307/DS1308 operates in the regular mode (100 kHz) only.
Acknowledge:
Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse which is associated with
this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into account. A master must signal an end of data to the slave
by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable the master to generate the STOP condition.
DATA TRANSFER ON 2-WIRE SERIAL BUS
Figure 5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1308N | 64 X 8 Serial Real Time Clock |
| DS1543 | 64k NV Timekeeping RAM |
| DS1543-100 | 64k NV Timekeeping RAM |
| DS1543-70 | 64k NV Timekeeping RAM |
| DS1543W-100 | 64k NV Timekeeping RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1308N | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:64 X 8 Serial Real Time Clock |
| DS1308U-18 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Current I2C RTC with 56-Byte NV RAM |
| DS1308U-18+ | 功能描述:實(shí)時(shí)時(shí)鐘 LOW CUR 1.8V I2C RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1308U-18+T | 功能描述:實(shí)時(shí)時(shí)鐘 LOW CUR 1.8V I2C RTC RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1308U-3 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Low-Current I2C RTC with 56-Byte NV RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。