- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376940 > DS1052Z-100 5-Bit, Programmable, 100kHz Pulse-Width Modulator PDF資料下載
參數(shù)資料
| 型號： | DS1052Z-100 |
| 英文描述： | 5-Bit, Programmable, 100kHz Pulse-Width Modulator |
| 中文描述： | 5位，可編程，100kHz的脈沖寬度調(diào)制器 |
| 文件頁數(shù)： | 9/14頁 |
| 文件大?。?/td> | 211K |
| 代理商： | DS1052Z-100 |
DS1052
9 of 14
NOTES:
1.
All voltages are referenced to ground.
2.
I
CC
specified with outputs open.
3.
I/O pins of fast mode devices must not obstruct the SDA and SCL lines if V
CC
is switched off.
4.
Address Inputs, A0, A1, and A2, should be tied to either V
CC
or GND depending on the desired
address selections.
5.
I
STBY
specified for V
CC
between 3.0V and 5.0V, control port logic pins are driven to the appropriate
logic levels.
6.
A fast mode device can be used in a standard mode system, but the requirement
t
SU:DAT
> 250ns must then be met. This will automatically be the case if the device does not stretch
the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line t
RMAX
+ t
SU:DAT
= 1000 + 250=1250ns before the SCL
line is released.
7.
After this period, the first clock pulse is generated.
8.
The maximum t
SU:DAT
has only to be met if the device does not stretch the LOW period (t
LOW
) of the
SCL signal.
9.
A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the
V
IH MIN
of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
10.
C
B
– total capacitance of one bus line in picofarads, timing referenced to (0.9)(V
CC
) and (0.1)(V
CC
).
11.
A PWM output duty cycle change will occur with 2 periods of the output frequency when a change is
initiated.
12.
The absolute frequency output of the PWM can be expected to fall within a 20% range from the
nominal specified value of the device.
13.
The DS1052 is a 5-bit PWM. The output duty cycles of the device range from 0% to 100% in step
sizes of 3.125%. The “Set PWM Duty Cycle 100%” allows the PWM output to be set to full-on.
14.
Absolute Linearity is used to compare measured duty cycle against expected duty cycle as
determined by the DAC setting. The DS1052 is specified to provide an absolute linearity of 0.5
LSB.
15.
Relative Linearity is used to determine the change in duty cycle between adjacent or successive duty
cycle settings. The DS1052 is specified to provide a relative linearity specification of 0.25 LSB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1065T-100 | IC-OSC/DIVIDER |
| DS1065T-60 | IC-OSC/DIVIDER |
| DS1065T-66 | IC-OSC/DIVIDER |
| DS1065T-80 | IC-OSC/DIVIDER |
| DS1073-SPECIAL | Special EconOscillator/Divider |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1052Z-100+ | 功能描述:電壓模式 PWM 控制器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| DS10-56B | 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 56 |
| DS-105-C | 制造商:Power Dynamics Inc 功能描述: |
| DS-105TR | 制造商:OPTICOMM 制造商全稱:OPTICOMM 功能描述:10BaseT Ethernet Transceiver |
| DS106 | 制造商:Cooper Hand Tools / Weller 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。